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A B S T R A C T
Electrostatically-actuated Micro-Electro-Mechanical/Nano-Electro- Me-
chanical (MEM/NEM) relays are promising devices overcoming the
energy-efficiency limitations of CMOS transistors. Many exploratory
research projects are currently under way investigating the mechan-
ical, electrical and logical characteristics of MEM/NEM relays. One
particular issue that this work addresses is the need for a scalable
and accurate physical model of the MEM/NEM switches that can be
plugged into the standard EDA software.
The existing models are accurate and detailed but they suffer
from the convergence problem. This problem requires finding ad-hoc
workarounds and significantly impacts the designer’s productivity. In
this thesis we propose a new simplified Verilog-AMS model. To test
scalability of the proposed model we cross-checked it against our anal-
ysis of a range of benchmark circuits. Results show that, compared to
standard models, the proposed model is sufficiently accurate with an
average of 6% error and can handle larger designs without divergence.
This thesis also investigates the modelling, designing and optimiza-
tion of various MEM/NEM switches using 3D Finite Element Analysis
(FEA) performed by the COMSOL multiphysics simulation tool. An
extensive parametric sweep simulation is performed to study the
energy-latency trade-offs of MEM/NEM relays. To accurately sim-
ulate MEMS/NEMS-based digital circuits, a Verilog-AMS model is
proposed based on the evaluated parameters obtained from the mul-
tiphysics simulation tool. This allows an accurate calibration of the
MEM/NEM relays with a significant reduction in simulation speed
compared to that of 3D FEA exercised on COMSOL tool.
The effectiveness of two power gating approaches in asynchronous
micropipelines is also investigated using MEM/NEM switches and
sleep transistors in reducing idle power dissipation with a particular
target throughput. Sleep transistors are traditionally used to power
gate idle circuits, however, these transistors have fundamental limita-
tions in their effectiveness. Alternatively, MEM/NEM relays with zero
leakage current can achieve greater energy savings under a certain
data rate and design architecture. An asynchronous FIR filter 4 phase
bundled data handshake protocol is presented. Implementation is
accomplished in 90nm technology node and simulation exercised at
various data rates and design complexities. It was demonstrated that
our proposed approach offers 69% energy improvements at a data rate
1KHz compared to 39% of the previous work.
The current trends for greater heterogeneity in future Systems-on-
Chip (SoC) do not only concern their functionality but also their timing
viii
and power aspects. The increasing diversity of timing and power sup-
ply conditions, and associated concurrently operating modes, within
an SoC calls for more efficient power delivery networks (PDN) for
battery operated devices. This is especially important for systems with
mixed duty cycling, where some parts are required to work regularly
with low-throughput while other parts are activated spontaneously,
i.e. in bursts. To improve their reaction time vs energy efficiency, this
work proposes to incorporate a power-switching network based on
MEM relays to switch the SoC power-performance state (PPS) into
an active mode while eliminating the leakage current when it is idle.
Results show that even with today
′
s large and high pull-in voltages, a
MEM-relay-based power switching network (PSN) can achieve a 1000x
savings in energy compared to its CMOS counterpart for low duty
cycle. A simple case of optimising an on-chip charge pump required
to switch-on the relay has been investigated and its energy-latency
overhead has been evaluated.
Heterogeneous many-core systems are increasingly being employed
in modern embedded platforms for high throughput at low energy cost
considerations. These applications typically exhibit bursty workloads
that provide opportunities to minimize system energy. CMOS-based
power gating circuitry, typically consisting of sleep transistors, is used
as an effective technique for idle energy reduction in such applica-
tions. However, these transistors contribute high leakage current when
driving large capacitive loads, making effective energy minimization
challenging.
This thesis proposes a novel MEMS-based idle energy control ap-
proach. Core to this approach is an integrated sleep mode manage-
ment based on the performance-energy states and bursty workloads
indicated by the performance counters. A number of PARSEC bench-
mark applications are used as case studies of bursty workloads, in-
cluding CPU- and memory- intensive ones. These applications are
exercised on an Exynos 5422 heterogeneous many-core platform, engi-
neered with a performance counter facilities, showing 55.5% energy
savings compared with an on-demand governor. Furthermore, an ex-
tensive trade-off analysis demonstrates the comparative advantages
of the MEMS-based controller, including zero-leakage current and
non-invasive implementations suitable for commercial off-the-shelf
systems.
ix
P U B L I C AT I O N S
Journal and magazines publications:
1. Haider M. Alrudainy; A. Aalsaud; R. Shafik; A. Mokhov; F. Xia;
A. Yakovlev, Understanding Idle Energy Minimization for Bursty
Computation Workloads in Heterogeneous Many-Core Systems using
Micro-Electro-Mechanical Relays, (to be submitted), IEEE Transac-
tions on Circuits and Systems II, TCAS-II
2. Haider M. Alrudainy; A. Mokhov; A. Yakovlev, A Survey of
Emerging Applications Utilizing Miro-Electro-Mechanical Relays for
Energy and Reliability Efficient Digital Circuits, (submitted), IEEE
Circuits and Systems Magazine
Conference publications:
1. Haider M. Alrudainy; A. Mokhov; A. Yakovlev , A Scalable Phys-
ical Model for Nano-Electro-Mechanical Relays, Power and Timing
Modeling, Optimization and Simulation (PATMOS), 29 Sept.-1
Oct. 2014, doi: 10.1109/PATMOS.2014.6951889, ISBN:978-1-4799-
5412-4
2. Haider M. Alrudainy; A. Mokhov; N. Dahir; A. Yakovlev,
MEMS-Based Power Delivery Control for Bursty Applications, Cir-
cuits and Systems (ISCAS), 2016 IEEE International Symposium
on, 22-25 May 2016, pp 790-793, March 2015, DOI: 10.1109/IS-
CAS.2016.7527359, ISBN: 978-1-4799-5341-7
3. Haider M. Alrudainy; A. Aalsaud; R. Shafik; A. Mokhov; F. Xia;
A. Yakovlev, MEMS-Based Runtime Idle Energy Minimization for
Bursty Workloads in Heterogeneous Many-Core Systems, (Submitted),
Design, Automation Conference (DAC), 18-22 June 2017
4. Haider M. Alrudainy; A. Mokhov; F. Xia; A. Yakovlev,Ultra-
low energy data driven computing using asynchronous micropipelines
and nano-electro-mechanical relays, in ISVLSI, pp. 1-6, July 2017
accepted.
5. Haider M. Alrudainy; R. Shafik; A. Mokhov; A. Yakovlev,Lifetime
Reliability Characterization of Nano/Micro -Electro-Mechanical Switches
Used in Power Gating of Digital Integrated Circuits, in DFT, pp. 1-6,
October 2017 submitted.
x
Workshop and forum publications:
1. Haider M. Alrudainy, A. Mokhov; N. Dahir; A. Yakovlev, A Scal-
able Physical Model for Nano-Electro-Mechanical Relays Based Finite
Element Analysis (FEA) Parameters Verification, in the proceedings
of DAC, The 51st Annual Design Automation Conference, June
1-5, 2014, San Francisco, CA, USA, Work in Progress poster.
xi
C O N T E N T S
I Thesis Chapters 1
1 introduction 2
1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.1.1 Energy in digital circuits . . . . . . . . . . . . . . 4
1.1.2 Dynamic energy minimization . . . . . . . . . . 5
1.1.3 Scaling Implications on Power Dissipation . . . 7
1.1.4 Leakage energy reduction . . . . . . . . . . . . . 7
1.1.5 Applications . . . . . . . . . . . . . . . . . . . . . 11
1.2 Thesis Organization and Key Findings . . . . . . . . . . 13
2 background and literature review 16
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.2 Background of MEM/NEM relays . . . . . . . . . . . . 17
2.3 Operating Principles of Electrostatic Relay . . . . . . . 18
2.4 Survey of MEM/NEM relays . . . . . . . . . . . . . . 21
2.5 Survey of Applications Employing MEMS/NEMS . . 22
2.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3 a scalable physical model for nano-electro-me-
chanical relays 31
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 31
3.2 Analytical modelling of One-dimensional MEM/NEM
Relay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.2.1 Terminology and definition of MEM/NEM relay
parameters . . . . . . . . . . . . . . . . . . . . . . 32
3.2.2 Mechanical Modelling . . . . . . . . . . . . . . . 32
3.2.3 Distribution of energy dissipation in the MEM-
S/NEMS . . . . . . . . . . . . . . . . . . . . . . . 36
3.2.4 Electrical Modeling . . . . . . . . . . . . . . . . . 38
3.2.5 Simulation of Suspended Gate MEM/NEM relay 38
3.2.6 Proposed Model . . . . . . . . . . . . . . . . . . 39
3.3 Model Evaluation . . . . . . . . . . . . . . . . . . . . . . 41
3.3.1 Simulation of the Proposed MEM/NEM Relay
Model . . . . . . . . . . . . . . . . . . . . . . . . 41
3.3.2 Evaluation with Benchmark Circuits . . . . . . . 42
3.4 Finite Element Analysis (FEA) . . . . . . . . . . . . . . 44
3.4.1 Structural stiffness . . . . . . . . . . . . . . . . . 47
3.4.2 Damping Analysis . . . . . . . . . . . . . . . . . 48
3.4.3 Natural and resonant frequency . . . . . . . . . 49
3.5 Energy-Latency Analysis of MEMS . . . . . . . . . . . 50
xii
contents xiii
3.6 Implications of scaling on the energy-delay trade-off . 52
3.7 Switch model simulator based on (FEA) . . . . . . . . . 53
3.8 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . 55
4 mems-based power gating of asynchronous micropipelines
for ultra low energy driven computing 58
4.1 Introduction and motivation . . . . . . . . . . . . . . . . 58
4.2 Asynchronous pipeline stage . . . . . . . . . . . . . . . 60
4.3 Power gating in asynchronous micropipeline . . . . . . 60
4.3.1 Conventional power gating in asynchronous mi-
cropipeline . . . . . . . . . . . . . . . . . . . . . . 60
4.3.2 Power gating in the asynchronous micropipeline
based on adjacent-state monitoring . . . . . . . 61
4.3.3 Power gating in the asynchronous micropipeline
by controlling the status of delay line blocks . . 62
4.3.4 Proposed MEMS-based power gating in asyn-
chronous micropipeline . . . . . . . . . . . . . . 62
4.4 On-chip charge pump for MEMS implementations . . 63
4.5 Evaluation setup . . . . . . . . . . . . . . . . . . . . . . 65
4.6 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4.7 Zero Delay Ripple Turn On (ZDRTO) . . . . . . . . . . 71
4.8 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . 73
5 mems-based power delivery control for bursty ap-
plications 74
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 74
5.2 Background . . . . . . . . . . . . . . . . . . . . . . . . . 75
5.3 Proposed architecture of computer systems . . . . . . . 76
5.4 Voltage regulator network optimization . . . . . . . . . 78
5.5 Proposed architecture of the PDN . . . . . . . . . . . . 79
5.6 Power Switch Network architecture . . . . . . . . . . . 79
5.6.1 PSN energy consumption . . . . . . . . . . . . . 80
5.6.2 Power Switch controller(power switch controller
(PSC)) . . . . . . . . . . . . . . . . . . . . . . . . . 81
5.7 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
5.8 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . 83
6 mems-based idle energy minimization for bursty
workloads in heterogeneous many-core systems 84
6.1 Introduction and motivation . . . . . . . . . . . . . . . . 84
6.2 Proposed Approach . . . . . . . . . . . . . . . . . . . . . 87
6.2.1 Hardware experimental platform . . . . . . . . 87
6.2.2 Energy-performance state models . . . . . . . . 90
6.2.3 Measurements of Power Normalized performance
(IPS/Watt) . . . . . . . . . . . . . . . . . . . . . . 94
6.2.4 Power-gating management . . . . . . . . . . . . 94
6.3 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
contents xiv
6.3.1 Evaluation setup . . . . . . . . . . . . . . . . . . 96
6.3.2 Application case studies . . . . . . . . . . . . . . 97
6.3.3 Trade-off analysis . . . . . . . . . . . . . . . . . . 100
6.4 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . 102
7 conclusions and future work 103
7.1 Summary and Conclusion . . . . . . . . . . . . . . . . . 103
7.2 Future work . . . . . . . . . . . . . . . . . . . . . . . . . 104
II Thesis Appendices 107
a verilog-ams code for mems/nems 108
III Thesis Bibliography 112
bibliography 113
L I S T O F F I G U R E S
Figure 1.1 IC power trends until 2020: actual vs. specified (Source:
International Technology Roadmap for Semiconduc-
tors (http://www.itrs.net/). . . . . . . . . . . . . . 3
Figure 1.2 Idle power dissipation of Exynos 5422 big.LITTLE
octa-core heterogeneous platform performing ferret
application. . . . . . . . . . . . . . . . . . . . . . . 9
Figure 1.3 Modified architecture of coarse power gating tech-
nique based on [87]. . . . . . . . . . . . . . . . . . 10
Figure 1.4 Thesis organization. . . . . . . . . . . . . . . . . 15
Figure 2.1 Sub-threshold regime of MEM relay and CMOS
transistor. . . . . . . . . . . . . . . . . . . . . . . 16
Figure 2.2 Shows the:(a) schematic 3D view of 4-terminal
suspended gate MEM relay based on [156]; (b)
schematic 2-D cross section view in the off state. 18
Figure 2.3 4-terminal relay device symbol. . . . . . . . . . . 18
Figure 2.4 Cantilever beam relay as reported in [29]: (a)
plan view; (b) cross section view in the off-state;
(c) cross-section view in the on-state. . . . . . . 19
Figure 2.5 Schematic of MEMS before pull-in. This graph
shows the MEMS with a gate-body voltage (Vgb)
applied that is below Vpi and the corresponding
Vgs vs. Ids curve. . . . . . . . . . . . . . . . . . . 19
Figure 2.6 Schematic of MEMS after pull-in. This graph
shows the MEMS with a gate-body voltage (Vgb)
applied that is above Vpi and the corresponding
Vgs vs. Ids curve. . . . . . . . . . . . . . . . . . . 20
Figure 2.7 Schematic of MEMS before pull-out. This graph
shows the MEMS with a gate-body voltage (Vgb)
applied that is above Vrl and the corresponding
Vgs vs. Ids curve. . . . . . . . . . . . . . . . . . . 20
Figure 2.8 Schematic of MEMS after pull-out. This graph
shows the MEMS with a gate-body voltage (Vgb)
applied that is below Vrl and the corresponding
Vgs vs. Ids curve. . . . . . . . . . . . . . . . . . . 21
Figure 2.9 MEMS based carry adder circuit and measured
waveform. This circuit is implemented on a 1µm
test chip [156]. . . . . . . . . . . . . . . . . . . . . 26
Figure 2.10 NEM relays as FPGA routing switches based on
[27, 28]. . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 2.11 MEMS based ADC circuit diagram proposed in
[29]. . . . . . . . . . . . . . . . . . . . . . . . . . . 28
xv
List of Figures xvi
Figure 3.1 Illustrates that: (a) the solid blue line denotes the
unstable actuation region, while the dotted one
represents the stable region. The saddle-node
bifurcation happens at 0.3 of the gap distance;
(b) stability analysis, normalized displacement
vs. net forces. . . . . . . . . . . . . . . . . . . . . 34
Figure 3.2 Shows: (a) the spring-mass-damper model; (b)
electrical representation of the mechanical do-
main [9]. . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 3.3 Dynamic analysis of the fabricated MEMS [156]:
(a) velocity during the transient; (b) displace-
ment at release and pull-in; (c) switching energy;
(d) phase-plane of velocity vs. displacement. . . 36
Figure 3.4 Distribution of energy consumption in the MEM
relay. . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 3.5 On-state electrical characterictics of Micro-Electro-
Mechanical Switch/Nano-Electro-Mechanical Switch
(MEMS/NEMS) [156]. . . . . . . . . . . . . . . . . 39
Figure 3.6 Proposed simplifications of MEMS electrical cir-
cuit. . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 3.7 Latency error rate. . . . . . . . . . . . . . . . . . 41
Figure 3.8 CMOS-MEM relay mapping of cascade AND
gates. . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 3.9 Model execution time versus clock speed and
number of stages. . . . . . . . . . . . . . . . . . . 44
Figure 3.10 Proposed schematic circuit of C-element based
NEM relay for (a) 2-input; and (b) 3-input. . . . 44
Figure 3.11 Input/output waveforms of 3-input C-element
using NEM relays at Vdd=0.28 V. . . . . . . . . . 45
Figure 3.12 Demonstrates the: (a) FEA-simulated pull-in volt-
age and displacement; (b) simplified sketch, sym-
bols L, W, LA, WA and h denote, respectively,
spring length/width, actuation area length/width,
and thickness of the suspended gate [156]. . . . 45
Figure 3.13 Demonstrates the 3D FEA of: (a) 4-terminals
MEMS with single fold spring; (b) 4-terminals
with double fold spring MEMS. . . . . . . . . . 46
Figure 3.14 Demonstrates the 3D FEA of: (a) anchor MEMS
[17, 137]; (b) 4-terminals with opposite-spring
MEMS. . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 3.15 Shows the: (a) comparison of the pull-in voltage
for three different gap distances obtained form
3D FEA and the analytical model; (b) switching
energy at quality factor (Q)=1 based finite ele-
ment analysis (FEA) of g0=200nm and A=450um2
as a function of (gd) and resonant frequency (w). 47
List of Figures xvii
Figure 3.16 Shows the: (a) pull-in voltage for four different
gap distance obtained form full finite element
model; (b) pull-in voltage as a function of gap
distance and beam stiffness. . . . . . . . . . . . . 48
Figure 3.17 Impact of increasing structural damping coeffi-
cient on bouncing and contact damping based
on a 4-terminal MEMS, A=450um2, g0=200nm,
gd=40nm, stiffness=150N/m, mass=0.29×10−10kg. 49
Figure 3.18 Resonant frequency of 2-terminal MEMS. . . . . 50
Figure 3.19 Illustrates that:(a) Tmech as a function of gap
ratio and resonant frequency obtained from 3D
FEA at Q=1 and Vdd=Vpi; (b) Tmech as a func-
tion of gap ratio and resonant frequency ob-
tained from 3D FEA at Vdd=2Vpi . . . . . . . . . 50
Figure 3.20 Shows the: (a) switching energy based 3D FEA at
Q=1, g0=50nm, and A=450um2 as a function of
gd and resonant frequency; (b) switching energy
based 3D FEA at Q=1, g0=100nm, and A=450um2
as a function of gd and resonant frequency. . . . 51
Figure 3.21 Shows the: (a) pull-in voltage for two differ-
ent gap distance obtained form full finite ele-
ment model at A=45um2; (b) pull-in voltage as
a function of gap distance and beam stiffness at
A=45um2. . . . . . . . . . . . . . . . . . . . . . . 52
Figure 3.22 Demonstrates the: (a) switching energy based 3D
FEA at Q=1, g0=40nm, and A=45um2 as a func-
tion of gd and resonant frequency; (b) switch-
ing energy based 3D FEA at Q=1, g0=20nm, and
A=45um2 as a function of gd and resonant fre-
quency. . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 3.23 Tmech as a function of gap ratio and resonant fre-
quency obtained from 3D FEA at Q=1. . . . . . . . 53
Figure 3.24 (a) Pull-in voltage for three different gap distance
obtained form full finite element model at A=4.5um2
(b) Pull-in voltage as a function of gap distance and
beam stiffness at A=4.5um2. . . . . . . . . . . . . . 54
Figure 3.25 (a) Switching energy based FEA at Q=1, g0=20nm, and
A=4.5um2 as a function of gd and resonant frequency
(b)Tmech as a function of gap ratio and resonant
frequency obtained from FEA at Q=1 and A=4.5um2. 54
Figure 3.26 Graphic illustration of the hierarchical model of
the switch simulator. The highlighted regions
represent the electrical and mechanical lumped
parameters, which is written in Verilog-AMS and
co-simulated in The Cadance spice tool. . . . . . 55
List of Figures xviii
Figure 4.1 A conventional asynchronous-logic 4 phase bundle
data micropipeline [102]. . . . . . . . . . . . . . . . 60
Figure 4.2 Shows the: (a) power-gated asynchronous micropipeline
[102]; (b) timing diagram of the conventional power-
gated micropipeline stage. . . . . . . . . . . . . . . 61
Figure 4.3 illustrates the: (a) timing diagram; (b) power-gated
asynchronous micropipeline based on state monitor-
ing approach [86]. . . . . . . . . . . . . . . . . . . 62
Figure 4.4 Shows the: (a) asynchronous power gating in[121];
(b) proposed MEMS-based synchronous power
gating. . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 4.5 Current consumption and area normalization to
their minimum values versus N. . . . . . . . . . 64
Figure 4.6 Illustrates the: (a) schematic circuit of the simu-
lated charge pump; (b) simulated output voltage
with respect to time for N=6 stages and ϕ = 40
MHz. . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 4.7 Impact of charge pump on the Micro-Electro-
Mechanical Switch (MEMS) relay energy-latency. 65
Figure 4.8 Asynchronous 32-tap FIR filter implemented
based on the proposed approach. . . . . . . . . 65
Figure 4.9 Flowchart of our evaluation process of the mixed
MEMS/CMOS design. . . . . . . . . . . . . . . . . 67
Figure 4.10 Shows the total energy consumption per com-
putation for a various date rate with different
power gating configurations . . . . . . . . . . . 69
Figure 4.11 Shows the total energy consumption per com-
putation for a various date rate with different
power gating configurations at D=0.01. . . . . . 70
Figure 4.12 Shows the total energy consumption for 32-tap
FIR filter at various date rate and different power
gating configurations. . . . . . . . . . . . . . . . 71
Figure 4.13 Shows the power gating scheme of AES asyn-
chronous micropipeline based on mixed NEM-
S/PMOS power switch. . . . . . . . . . . . . . . 72
Figure 5.1 Proposed portable system architecture [9]. . . . 75
Figure 5.2 Shows the VRM tree in providing an appropriate
voltage level for each function block (FB) [11]. . 79
Figure 5.3 The modified architecture of the PDN to support
low-throughput and Bursty operated applications. 80
Figure 5.4 An optimised power delivery network (PDN) that
meets the target impedance (a) PMOS transis-
tors; (b) MEMS. . . . . . . . . . . . . . . . . . . . . 80
Figure 5.5 Test bench of operating states and state transition
based on [11]. . . . . . . . . . . . . . . . . . . . . 82
Figure 5.6 Energy ratio vs. Toff, for various Ton/cycle, for
design power gated by a 90 nm PMOS transistor
and current MEMS. . . . . . . . . . . . . . . . . . 82
Figure 5.7 Energy ratio vs. Toff, for various Ton/cycle, for
design power gated by a 90 nm PMOS transistor
and scaled MEMS (4.5µm2). . . . . . . . . . . . . 83
Figure 6.1 Experimental measurements of idle power consump-
tion by adopting Odroid-XU3 big.LITTLE platform:
(a) 1400MHz big.LITTLE; (b) 2000MHz big, 1400MHz
LITTLE. . . . . . . . . . . . . . . . . . . . . . . . . 85
Figure 6.2 (a) Exynos 5422 block diagram; (b) proposed runtime
power gating based MEMS. . . . . . . . . . . . . . . 88
Figure 6.3 Experimental setup using Odroid-XU3 mobile
platform with Samsung Exynos 5422 SoC. . . . 89
Figure 6.4 Voltage-frequency characteristics of Cortex-A7
and Cortex-A15 at: (a) without workload; (b)
with exercising workload. . . . . . . . . . . . . . 90
Figure 6.5 Total power for ferret application at: (a) 200 MHz;
(b)1400 MHz. . . . . . . . . . . . . . . . . . . . . . 91
Figure 6.6 (a) Total power of ferret application at 2000 MHz big-
cores and 1400 MHz little-cores; (b) execution time
when 4 little cores fully operated with various big
cores number. . . . . . . . . . . . . . . . . . . . . . 91
Figure 6.7 Total power for single and current applications
in various set-ups exercising at 1400MHz . . . . 93
Figure 6.8 Total IPS/Watt for various applications exercised
at different core allocations and frequencies. . . 95
Figure 6.9 Hardware flowchart of the power gating man-
agement interface. . . . . . . . . . . . . . . . . . 96
Figure 6.10 Power gating circuitry that meets target impedance:
(a) PMOS transistors; (b) MEM relays. . . . . . . 97
Figure 6.11 Idle power dissipation of Exynos 5422 big.LITTLE
octa-core heterogeneous platform exercising fer-
ret application in only one big core. . . . . . . . 98
Figure 6.12 Test bench of state transition based: (a) CPU-
intensive ferret application; (b) Memory-intensive
fluidanimate application. . . . . . . . . . . . . . . 99
Figure 6.13 Comparative energy dissipations of ferret, flu-
idanimate, and bodytrack applications. . . . . . . 100
Figure 6.14 Comparative energy dissipations of ferret, flu-
idanimate, and bodytrack with applications (exer-
cising/observing) time equal 0.1. . . . . . . . . . 101
xix
Figure 6.15 Energy gain vs (1-D) for various core allocations
for a design power gated with MOSFETs and
MEM relays while exercising ferret application
at: (a) 2000MHz; (b) 200MHz. . . . . . . . . . . . 102
L I S T O F TA B L E S
Table 2.1 Survey of electro-mechanical relays actuation
scheme. This table compares MEMS actuation
characteristics. . . . . . . . . . . . . . . . . . . . . 17
Table 2.2 Survey of Electro-Mechanical Relays Used for
Digital Logic Applications. . . . . . . . . . . . . 23
Table 2.3 Abbreviations and definitions for Survey of Electro-
Mechanical Relays contained in Table 2.2. . . . . 25
Table 2.4 Survey of Emerging Applications Employing
Micro-Electro-Mechanical (MEM)/Nano-Electro-
Mechanical (NEM) Relays. . . . . . . . . . . . . . 29
Table 3.1 MEMS Model Benchmark circuits . . . . . . . . 43
Table 3.2 Current and scaled Micro-Electro-Mechanical/Nano-
Electro-Mechanical (MEM/NEM) relay physical param-
eters based on COMSOL multiphysics tool. . . . . . 57
Table 4.1 Total energy per computation for various asyn-
chronous power gating configurations . . . . . . 68
Table 4.2 Total energy consumption for 32-tap FIR filter at
various asynchronous power gating configurations 71
Table 6.1 Features and limitations of the existing approaches. 86
Table 6.2 The available voltage/frequency scaling set-ups
for GPU . . . . . . . . . . . . . . . . . . . . . . . 89
Table 6.3 Qualitative description of the inherent key fea-
tures of PARSEC benchmarks [18]. . . . . . . . . 92
Table 6.4 Latency overhead . . . . . . . . . . . . . . . . . . 101
L I S T O F A L G O R I T H M S
3.1 MEMS/NEMS Verilog-AMS model. . . . . . . . . . . . 40
3.2 Proposed MEMS/NEMS Verilog-AMS model. . . . . . 41
3.3 Pull-in analysis based FEA Parametric sweep. . . . . . 47
xx
acronyms xxi
A C R O N Y M S
ZDRTO zero delay ripple turn on
DL delay line
MEMS Micro-Electro-Mechanical Switch
MEM Micro-Electro-Mechanical
NEMS Nano-Electro-Mechanical Switch
NEM Nano-Electro-Mechanical
PSC power switch controller
DSP digital signal processing
PDN power delivery network
VLSI very large scale integrate circuit
SoC system-on-Chip
CC combinational circuit
PCN power conversion network
VRM voltage regulator module
RFIDs radio-frequency identifications
EDA electronic design automation
PPS power performance state
FEA finite element analysis
ICs integrated circuits
FB function block
FBs function blocks
CMOS complementary metal-oxide-semiconductor
MEM/NEM Micro-Electro-Mechanical/Nano-Electro-Mechanical
MEMS/NEMS Micro-Electro-Mechanical
Switch/Nano-Electro-Mechanical Switch
acronyms xxii
DSP digital signal processing
DVFS dynamic voltage and frequency scaling
DVS dynamic voltage scaling
PSN power switch network
ALE Arbitrary Lagrangian-Eulerian
Q quality factor
ICs integrated circuits
IOTs Internet of Things
WSNs Wireless Sensor Networks
PDN power delivery network
SoC system-on-chip
PVT process-voltage-temperature
VLSI very large scale integration
Part I
Thesis Chapters
1
1
I N T R O D U C T I O N
1.1 motivation
During the last four decades, scaling of the complementary metal-
oxide-semiconductor (CMOS) has been the impetus in progressing of
microelectronics industry enabling significant improvement in terms
of performance, integration, and cost. This is attributed to the fact that
higher performance and lower cost are two primary goals for many
digital integrated circuits (ICs) [127]. Dynamic energy, historically, has
been dominating the energy consumption of digital circuits and has
been the central focus of energy reduction research for many years.
However, continuing technology scaling has significantly caused an
increase in leakage energy consumption, as shown in Fig. 1.1, demand-
ing a variety of leakage reduction techniques to be developed. The
mainstream of future electronics design in some emerging applications
is to shift from performance-driven goals to energy constraints, and
as the leakage energy continues to grow exponentially, this presents a
fundamental challenge in achieving these targets.
From a system level point of view, dynamic and leakage energy
reduction is a major design goal of modern embedded systems. Dy-
namic energy can be lowered either by reducing the work required
to accomplish a task, or by adopting dynamic voltage and frequency
scaling (DVFS) to run the task at lower frequency and voltage. Leakage
energy, however, is not related to the circuit activity, but is more closely
linked to the circuit’s technology, operating temperature, and chip
layout. Therefore, the only way to reduce it is by removing the supply
voltage during idle periods.
According to a recent study presented in [46, 167], a large proportion
of a chip has to be shut-off so that it can still operate within its given
power budget due to the “dark silicon” phenomenon. This “dark
silicon” issue becomes more obvious at 8nm, and 22nm technology
node, where roughly 50%, and 21%, respectively, of the chip may have
to be power gated at any given time while. Furthermore, according
to the International Technology Roadmap for Semiconductor (ITRS),
by the year 2020, the predicted chip power consumption for modern
SoCs will have risen by a factor of roughly ×10 compared to 2012 [21].
This leads to mandatory power gating of significant parts of the future
many-core platforms.
One of the most prominent opportunities to mitigate leakage en-
ergy is during standby periods, when no computation occurs. The
microprocessor industry has widely adopted power gating techniques
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Figure 1.1: IC power trends until 2020: actual vs. specified (Source:
International Technology Roadmap for Semiconductors
(http://www.itrs.net/).
coupled with software-controlled sleep modes in such applications
exhibiting substantial idle periods [26]. With this technique, transistors
are used to disconnect the power from unused portions of a micro-
processor, which reduces leakage power. This approach is attractive
because it mitigates leakage without requiring any modification to the
logic or operation of the power-gated circuitry. However, sleep tran-
sistors themselves contribute high leakage current, especially when
driving a large capacitive load. This thesis, therefore, proposes a
new power gating techniques based on the Micro-Electro-Mechanical
Switch/Nano-Electro-Mechanical Switch (MEMS/NEMS) to completely
eliminate leakage energy dissipation in applications whose workloads
are bursty in nature.
The first chapter provides an overview of low energy designs in
digital circuits and gives preliminary details of the subsequent chap-
ters in the thesis. The major components of energy dissipation in
digital circuits are discussed in Section 1.1.1. A synoptic outline of
the established dynamic energy techniques is described in Section
1.1.2. Section 1.1.3 summarizes the impact of technology scaling on the
leakage energy dissipation and Section 1.1.4 discusses some effective
techniques employed for energy-efficient digital circuits which are
relevant to the work reported in this thesis. Section 1.1.5 provides
examples of energy-constrained applications where low-throughput
microprocessors are used. Furthermore, a case of energy-efficient mi-
croprocessor architecture is discussed where two modes of operations
are postulated as follows: firstly, high throughput coupled with burst
activities; and secondly, rationally low throughput coupled with regu-
lar activities. Finally, the contributions of each subsequent chapter are
outlined in Section 1.2.
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1.1.1 Energy in digital circuits
In order to design energy-efficient digital CMOS circuits, it is essential
to understand the main sources of energy consumption. Typically,
these can be mainly divided into dynamic energy and leakage energy
[140]. Dynamic energy dissipation is caused by switching activity and
occurs whenever the digital circuit is doing useful work. Leakage
energy, whereas, is consumed whenever the digital circuits remain
connected to the supply voltage regardless of whether or not a useful
computation is being executed. This means that when the digital cir-
cuits are performing a useful work i.e. active mode of operation, total
energy is presented by both dynamic and leakage energy. However,
when the digital circuits are not performing useful computation i.e.
Idle mode of operation, the leakage energy is the only contributor of
energy consumption. The total energy dissipation of digital circuits,
therefore, is given by:
Etotal = Edyn + Eleak . (1.1)
The total energy dissipation in digital CMOS circuits over a number
of cycles Ncycle with clock period tperiod can be expressed as follows:
Etotal = Edyn+Eleak = Ncycle.V2dd.Ceff+Ncycle.Vdd.Ileak.tperiod ,
(1.2)
where Ceff represents the summed average capacitance given by
the product of the switching probability α and total load capacitance
CL [140]. Assuming the clock frequency is f, the total switching power
of digital CMOS circuits can be then given as:
Ptotal = Pdyn + Pleak = V
2
dd.Ceff.f+ Vdd.Ileak . (1.3)
It can be seen from Eqs. 1.2 and 1.3 that dynamic power is pro-
portional to the product of the square supply voltage Vdd and clock
frequency, whereas dynamic energy is only proportional to the square
of supply voltage Vdd. Consequently, although reducing clock fre-
quency can reduce dynamic power, the required dynamic energy to
complete the task remains the same. A lower operating frequency,
however, would result in an increase in total energy consumption
because of the increasing clock period in Eq.1.2. As a result, more
energy is consumed as leakage, leading to lower energy-efficiency.
Traditionally, scaling down the supply voltage (Vdd) can drastically
lower the energy used per operation due to the quadratic dependence
of dynamic energy consumption on Vdd, as can be seen in Eq. 1.2.
However, reducing the supply voltage (Vdd) increases propagation de-
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lay time in digital circuits, which in turn causes a decrease in operating
frequency. Consequently, further reduction in supply voltage, passing
the Voptimum, can result in an increase in total energy consumption
due to the dominance of leakage energy. This is attributed to the ex-
ponential increment of propagation delay time for Vdd < Voptimum
[146]. The propagation delay time of a gate can be roughly estimated
as [4]:
Tpropagation ∝
CL.Vdd
(Vdd − Vth)n
, (1.4)
where n is a technology-dependent parameter used to model short
channel effects and ordinarily has a value ranging between 1-2, and
Vth represents the threshold voltage of the transistors.
1.1.2 Dynamic energy minimization
Dynamic energy has dominated the total energy dissipation of digital
CMOS circuits for many years. Examining Eq. 1.2, it can be seen that
dynamic energy can be lowered by reducing either the effective load
capacitance Ceff, or the operating voltage (Vdd). However, lowering
Vdd increases the propagation delay, Eq. 1.4, and hence methods to
reduce dynamic energy consumption attempt to affect these variables
without affecting any performance degradation. In this section, a brief
summary of some extensively adopted dynamic energy reduction
techniques is presented.
1.1.2.1 Clock gating
The dynamic energy dissipation of a processor is mostly dominated by
the clock tree [143]. It has been noted that almost 32% of the dynamic
power in the Alpha 21264 microprocessor is consumed because of
the global clock network [53]. This relatively sizeable dynamic power
dissipation is due to the large capacitive load of the clock tree as well
as high activity. Furthermore, although a non-trivial proportion of
registers may hold the same logic state over several clock cycles, the
internal switching of the gate from the toggling of the clock adds to the
total dynamic power dissipation. Consequently, this observation led to
the development of the clock gating technique, which was presented
to prevent the switching of parts of the clock tree where registers state
did not demand to be updated. The simplicity of design and ease
of implementation of clock gating allows it to be used in all types
of sequential digital circuits. It has been reported that 33% and 50%
savings in dynamic energy can be achieved by implementing clock
gating techniques in microprocessors [52] and FPGAs [70] respectively.
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1.1.2.2 Dynamic Voltage and Frequency Scaling (DVFS)
Dynamic Voltage and Frequency Scaling (DVFS) targets both the oper-
ating clock frequency and the supply voltage (Vdd). This technique
can be used when a system is not required to operate at its maxi-
mum frequency due to workload demands [51]. Therefore, the supply
voltage can be reduced to significantly decrease dynamic energy and
improve energy-efficiency, Eq. 1.2, resulting in lowering the operat-
ing frequency due to the increment of propagation delay, Eq. 1.4. It
has been reported that the energy-efficiency of a processor can be
improved by up to ×10 when employing DVFS [51]. The advantage
of DVFS is the capability to switch between low performance, low en-
ergy and high performance, high energy states relying on the current
workload. As a result, its efficiency at minimizing dynamic energy
consumption has prompted many runtime control algorithms in a
variety of different systems[3, 15, 172].
An alternative to DVFS is to employ multi-supply/multi-voltage
operation, where different sections of the system-on-chip (SoC) may
require various levels of performance state. By utilizing multiple
supplies, voltage islands can be formed to partition subsections of
the SoC that are of the critical path, enabling dynamic energy savings
[145, 168]. This means that the chosen path has to cope with rises
in delay time correlated with the lowered supply voltage without
hindering overall system performance. This method is most prevalent
in SoCs that demand caches to be run as quickly as possible whereas
CPUs and the rest of the SoC can operate at a decreased voltage while
still satisfying the timing constraints of the overall system.
It is also possible to design systems with dynamic reconfigura-
tion, which allows the choice between high-performance and energy-
efficient components in runtime depending on particular application
[110], or alternatively trade energy for parallelism [169].
Others have proposed constructing a digital circuit that can dynam-
ically tune Vth and Vdd to track the optimum operating voltages ac-
cordingly as the activity factor of the circuit is changed [130]. However,
the actual implementation of such a system is extremely challenging
because tracking the activity factor in an energy-efficient way is a
difficult task. Furthermore, employing body-biasing regions and mul-
tiple power rails introduces significant area overheads. Moreover, the
body-biasing technique is significantly less effective in newer CMOS
technologies due to higher doping concentrations [134].
Asynchronous circuits can provide even higher flexibility in terms
of the operating voltage and effective frequency. For example, a new
methodology of building adaptive asynchronous controller to support
a wide range of power and timing modes of operation which can be
chosen during run-time has recently been proposed in [109].
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1.1.3 Scaling Implications on Power Dissipation
Over the last four decades, the semiconductor industry has followed
a trend in CMOS scaling where the geometric dimensions of devices
have been reduced by about 30% every 2-3 years [20, 61]. The fore-
most purpose behind this scaling trend is to decrease the cost of ICs
fabrication [67]. With a 30% reduction in process size, area decreases
by 50% (0.7×0.7=0.49) allows the doubling of number of CMOS tran-
sistors in the same silicon wafer die. Furthermore, a 30% reduction
in device geometry drives to a 30% decrease in gate delay, resulting
in an improvement of 10.7 in digital circuits performance [20]. Scaling
the device dimensions and reducing supply voltage by 30% leads to
an improvement in dynamic power consumption by 50% with each
new CMOS generation, according to the "Dennard Scaling Law" [41].
This can be shown by substituting the decreased supply voltage and
geometry into:
Pdyn(new) = (0.7×Ceff(old))× ( 1
0.7
× f(old))× (0.7× Vdd(old))2
≈ 0.5× Pdyn(old) . (1.5)
The scaling of CMOS transistors has thus resulted in faster, smaller
devices, and lower dynamic power dissipation. However, with each
new generation of CMOS technology, the sub-threshold leakage cur-
rent is increased, and this happens because of the demand to decrease
the threshold voltage (Vth) as a component of technology scaling
[42, 140].
The continuing CMOS scaling trends predicted by the ITRS shows
that the aggressive scaling of transistors to improve performance,
reduce cost, and increase integration will continue to have a positive
effect on dynamic power dissipation but at the expense of increased
leakage power dissipation [141]. Accordingly, whilst leakage power
consumption is already a problem now, it will become an even more
pressing concern for future designs [89].
1.1.4 Leakage energy reduction
Given the increasing predominance of leakage energy consumption
in digital CMOS circuits, a plethora of studies are being conducted
into decreasing it within these circuits. There are various techniques
for overcoming leakage energy dissipation within a microprocessor
as reported in the following Sections. Power gating is considered
to be the most practical and effective technique to combat leakage
[4, 90, 152] and is studied in Chapters 4, 5, and 6.
1.1 motivation 8
1.1.4.1 Power gating
Power gating is a leakage minimization method that has obtained in-
creasing attention over the last decade and is commonly used in many
circuits, and at the micro architecture level [4, 90, 152]. Furthermore,
it has recently been adopted in many system level designs such as
Intel Core i7 microprocessor [26], and Nvidia Tegra microprocessors
which is based on the ARM Cortex-A9. The substantial aim of power
gating is to allow two modes of operation: an active mode in which a
digital CMOS circuit can continue computing as normal, and a sleep
mode in which the digital circuit can enter an idle state. Commonly,
power gating facilitates the low leakage sleep mode by cutting off the
supply voltage to the digital circuits and therefore can be termed as
"shut-down power gating".
Fig. 1.2 describes a conceptual overview of the execution time and
power dissipation of the CPU-intensive ferret application, where 4
LITTLE cores are fully operated with only one out of the four big
cores kept active. This application is executed on the Exynos 5422
big.LITTLE octa-core heterogeneous platform. As the figure shows, the
idle power of the big cores is experimentally measured as a function
of operating frequency, as explained further in Chapter 6. In this
experiment, three tasks separated by a period of time are observed.
Firstly, no application is launched where only 0.2 watts are consumed
by the system as indicated in "Task1". Secondly, the application is
launched without executing, supply voltage and clock are remain
operational, where the idle power consumed is a function of operating
frequency and ranges from 1, 0.4, and 0.2 watt at 2000, 1400, and 200
MHz respectively. Finally, the application is instantiated and executed
on core 7, which is the A15 big core type, as indicated in "Task3". In
this case, the total power consumption ranges from 3.5, 1.9, and 0.3
watt at 2000, 1400, and 200 MHz respectively. Therefore, power gating
capitalizes on these idle periods to cut-off the supply voltage to the idle
processor, and thereby leakage power dissipation in a heterogeneous
many-core systems is reduced. When the idle period begins, a sleep
signal is generated by the power gating controller which enables the
power gating circuitry to cut off the supply voltage and place the
processor into a low leakage state referred to as the sleep mode of
operation.
Fig. 1.3 illustrates a conceptual view of how power gating technique
can be implemented in synchronous digital circuits. Normally, a
power switch network (PSN), also referred to as sleep switches, is set
in series with a computational logic block and provide power from the
supply voltage to the entire block. Typically, these switches are based
on CMOS transistors which comprise either PMOS power transistors
referred to as header or NMOS power transistors referred to as footer. In
this thesis, however, an emerging devices referred to as MEMS/NEMS
have been adopted to target applications with low duty cycles mode
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Figure 1.2: Idle power dissipation of Exynos 5422 big.LITTLE octa-core het-
erogeneous platform performing ferret application.
of operation as well as bursty workload behaviour. This is due to the
high leakage energy dissipation of CMOS power transistors in such
applications, especially when driving high capacitive loads. This in
turn necessitates an increase in the width of these transistors to meet
the on-state current requirement (Ion), thereby increasing the leakage
current (Ioff) in the idle state.
The source terminal of power switches in the PSN is connected to
the supply voltage (Vdd) and the drain electrode becomes the effective
power supply rail to the power gated block and is referred to as the
virtual Vdd. The state of these switches is controlled by a control signal
generated by the power gating controller, as can be seen in Fig. 1.3.
By shutting off the switches in the PSN, the virtual Vdd discharges
leading to leakage current (Ioff) being decreased to that of the power
gating switches [87]. This method of power gating is named as coarse
grain power gating and the power gated block is often referred to as a
power domain (PD).
To capitalise on CMOS scaling, as mentioned in Section 1.1.3, low-
threshold transistors are being employed in the PD block to main-
tain high performance whereas high-threshold power switches are
being used in the PSN to power gate the PD block. Adopting high-
and low-threshold CMOS transistors in digital design is referred to
as Multi-Threshold CMOS (MTCMOS)[87, 113]. Previous work has
demonstrated that up to 25× reductions in leakage power can be
achieved by employing this technique in the ARM926EJ CPU [87].
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[87].
However, a high-threshold power transistor has a low driving cur-
rent (Ion), thereby necessitating an increase in the number of parallel
power switches in the PSN which in turn leads to an increase of the
overall power dissipation in the power gating circuitry.
In practice, the inclusion of a PSN introduces a small IR drop, as
these switches can typically be modelled as resistors when the digital
circuit is in the active mode of operation [84]. It can be observed from
Eq. 1.4, that when substituting virtual Vdd with (Vdd−Vdrop), where
Vdrop is the voltage drop across the PSN, the propagation delay of the
digital gates in the PD block is increased accordingly, thereby resulting
in performance degradation. To that end, if the PSN is comprised of
CMOS transistors, the effective on-state resistance of these transistors
can be reduced by increasing their combined width. Furthermore,
employing many power gating transistors in parallel can be used to
limit the IR drop.
One challenge of implementing power gating in digital circuits is
that the output of the PD blocks may ramp off very slowly, thereby
causing large short circuit (crossbar) currents in blocks which are
always powered on. To prevent these short circuit currents, isolation
cells (ISOL) are typically employed between the output of the PD
blocks and the input of the always on blocks. This is important because
the signals float when the power is disconnected from the PD blocks
and can cause short circuit currents in any always on blocks, thereby
inducing functional problems and high energy consumption [87].
Isolation can be achieved by employing special isolation gates at the
output of the PD blocks, including either "AND style" or "OR style"
gates [87]. The assertion of the control signals to the isolation gates
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and power gated switches necessitates careful timing to guarantee
the valid functionality of the power gating technique. Typically, these
signals are generated from a controller state machine which is referred
to as power gating controller, and is shown in Fig. 1.3.
The present study proposes the employment of zero-leakage MEMS
devices in the PSN to eliminate the leakage current by separating drain-
source terminals via an air gap in the off-state. One of the challenges
of implementing MEMS in any digital design is the requirement of
a high actuation pull-in voltage (Vpi). To that end, the architecture
of the power gating technique used in the previous study has been
modified accordingly by incorporating a bootstrap charge pump block
which is explained further in Chapter 4.
1.1.5 Applications
In the past, performance has been the impetus for the development of
many applications due to the demand for interactive devices including
tablet computers and smart phones, while, energy-efficiency has been
kept as a desirable but not essential ultimate goal. However, there are
a plethora of embedded applications where performance is not the
primary target and instead energy-efficiency is the main constraint.
In this thesis a system level architecture is proposed for energy-
constrained portable applications, as discussed in detail in Chapter
5. It is postulated that a computer system can be built in a similar
fashion to biological systems where two types of operation, regular
and burst, are incorporated such that a constantly active part has to be
relatively slow and all the fast processing has to be done in specialised
(peripheral) units.
Regular activities occur most of the time, and are intended to serve
the needs of the entire system. These activities are typically determined
by the dynamics of the system and overall structure. Intuitively, for
large size systems regular activities are fast and for small systems
they are slow. Typically, regular activities are synchronized effectively
to the power supply as well as to the energy distribution inside the
system, in an operation which is regulated itself in an energy efficient
way. In fact, the supply itself is an activity which is regulated by
such a central management core in the system. That is to say, it is
better if something that is supposed to work all the time should be
gated regularly rather than irregularly, and with a minimum of energy
consumption during each power gating. The speed of change in each
cycle is generally related with charging/discharging of energy buffers,
and it is well known that if the speed of change is slow, as so called
”adiabatic cycling”, then the total amount of heat consumption during
any charge/discharge cycles is significantly minimal [40, 171].
Bursty activities are not usually those regularly initiated by normal
periodic cycles, but rather in response to the demand of interaction
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with external changes or conditions. Such activities that can be dealt
with by special purpose peripheral subsystems, whose allotted energy
resources are supplied by the action of the system’s core, and whose
operation are specified by their local dynamics and structure. Inspired
by the biological evolution, the optimality of response to bursts is
specified by the closet fit to the duty cycling required to respond to
such bursts. The ultimate level of effectiveness in bursty modes will be
specified corresponding to the amounts of energy resources allotted
to these peripheral subsystems by the main core [171]. Intuitively,
peripheral subsystems that operate in a bursty mode are normally
locally timed (based on the limit cycles of the peripheral subsystem,
that is to say, according to the characteristic inherent in its topology).
The speed of charging/discharging of the energy buffers in the periph-
eral subsystems can be comparatively high because this is how they
approach optimum energy utilisation in those bursts of activity [171].
For instance, a burst should be accompanied by minimum leakage
energy as well as by the producing of an effective outcome within the
allotted interval of power supply.
Power gating technique using zero-leakage MEMS relays has been
employed in such a system, to capitalise on leakage energy reduction
of burst activities, thus improving the total energy-efficiency. This is
attributed to the fact that, unlike CMOS power switches, MEMS based
power gating favour targeting complex architecture as well as burst
nature of operation. Furthermore, MEMS relays can be preferably
implemented in a non-invasive power gating applications due to their
limited lifetime compare to that of CMOS counterparts, as explained
further in Chapter 2.
As a result, to that end, power gating based on MEMS can also
achieve more energy saving than CMOS counterparts in applications
that operate at low throughput with a significantly long idle period.
Wireless Sensor Networks (WSNs) are one of such type of applications.
Typically, WSNs comprise of small sensing nodes that can be used for
environment, habitat, and health monitoring. Hundreds of WSNs are
placed out in the field to collect, process, and submit data over periods
of months to years. Traditionally, the processor used in WSNs demands
operating frequency in the range between kHz-MHz. Therefore, to
maximize device life time average power dissipation of these devises
are desirably set in the order of several µWs for 10s-100s. As an exam-
ple, the Zebranet application uses a Texas Instruments MSP430 which
operates at 32KHz and dissipates approximately 300µW [173]. Further-
more, biomedical devices are another area where high performance
is inessential, but energy-efficiency is a key challenge. Moreover, the
Internet of Things (IOTs) emerged applications are counted to be anal-
ogous to the WSNs necessitating similar low processor performance
but one of the key challenges is constrained energy resources [12].
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1.2 thesis organization and key findings
This thesis is organized into seven chapters, as shown in Fig. 1.4. The
major contributions of this thesis is summarized as follows:
Chapter 1 "Introduction": introduces the motivations, objectives and
structure of this thesis.
Chapter 2 "Background and Literature Review": This chapter pro-
vides a coherent overview of extensively adopted and recently re-
ported state-of-the art MEMS/NEMS relays that can be used for partic-
ular kinds of applications. Subsequently, this survey can be the basis
for any research intending to take advantages of using these emerging
devices and to address their challenges. Furthermore, a device-level
comparison of different types of MEMS/NEMS relays is provided. The
result of this comparison highlights the future requirements for the
characteristics of MEMS/NEMS so that they could be implemented in
many emerging applications.
Chapter 3 "A Scalable Physical Model for Nano-Electro-Mechanical
Relays ": we propose a switch model simulator based on Verilog-AMS
that can be plugged into the standard EDA software. To test the scala-
bility of the proposed model we cross checked it against our analysis of
a range of benchmark circuits. This chapter also investigates the mod-
elling, designing and optimization of various MEM/NEM switches
using 3D Finite Element Analysis (FEA) performed by the COMSOL
multiphysics simulation tool. An extensive parametric sweep simula-
tion is performed to study the energy-latency trade-offs of MEM/NEM
relays. To accurately simulate MEMS/NEMS-based digital circuits, a
Verilog-AMS model is proposed based on the evaluated parameters ob-
tained from the multiphysics simulation tool. This allows an accurate
calibration of the MEM/NEM relays with a significant reduction in
simulation speed compared to that of 3D FEA executed on COMSOL
tool.
Chapter 4 "MEMS-based power gating of asynchronous micro-
pipelines for ultra low energy driven computing": This study demon-
strates the threshold at which our approach can achieve greater energy
savings in relation to the design architecture and data rate of the input.
Our proposed paradigm offers 69% energy improvements at data rate
of 1KHz compared to a 39% achieved in the previous paradigm.
Chapter 5 "MEMS-Based Power Delivery Control for Bursty Appli-
cations " we propose to incorporate a power-switching network based
on MEM relays to switch the SoC power-performance state (PPS) into
an active mode while eliminating the leakage current when it is idle.
Results show that even with today’s large and high pull-in voltages,
a MEM relay-based power switching network (PSN) can achieve a
1000× savings in energy compared to its CMOS counterpart for low
duty cycle.
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Chapter 6 "MEMS-Based Idle Energy Minimization for Bursty Work-
loads in Heterogeneous Many-Core Systems " we propose a novel
MEMS-based zero-leakage current idle energy controller. Core to our
approach is an integrated sleep mode management based on the
performance energy states indicated by performance counters. For
effective energy minimization we use a systematic optimization of the
controller design parameters by adopting finite element analysis (FEA)
in multiphysics COMSOL tool. We showed that for bursty workloads
exemplified by a PARSEC benchmark application up to 55.5% energy
savings can be achieved on an Exynos 5422 big.LITTLE octa-core
heterogeneous platform. Further, our approach benefits from non-
invasive design of the controller suitable for commercial off-the-shelf
and low cost implementations.
Chapter 7 "Conclusions and Future Work" outlines the conclusions
of the study and explore the implications of the presented work and
draw the horizon for prospective future research.
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2
B A C K G R O U N D A N D L I T E R AT U R E R E V I E W
2.1 introduction
To overcome the energy-efficiency limitations of CMOS transistors
operating at or near sub-threshold voltage, an alternative switch-
ing mechanisms are being investigated. These alternative devices
include the Tunnelling Field Effect transistor (TFET) [91], Tri-Gate
transistor, Nano-electromechanical field effect transistor (NEMFET),
ferroelectric FETs, and impact ionization MOS. Unfortunately, many
of these CMOS-like transistors achieve a steep sub-threshold swing
(S < 60mV/dec.) over only a specific range of supply voltage. This
leads to a significant shortcoming including either a poor (Ion/Ioff)
current ratio or a very low Ion current at a low supply voltage.
A feasible way to overcome the limitation of energy-efficiency in
CMOS circuits can be deduced from Fig. 2.1. If the slope of sub-
threshold regime of the CMOS can be made steeper, CMOS circuits
would experience immeasurable low leakage current at the same sup-
ply voltage, making it possible for further improvements in energy-
efficiency. This would require, then, an alternative device that over-
comes the essential CMOS energy-efficiency limit.
To that end, the Micro-Electro-Mechanical/Nano-Electro-Mechanical
(MEM/NEM) relay has recently emerged for ultra-low-power digital
circuit applications, as summarized in Table 2.4. This is because the
relay exhibits perfect abrupt on-off switching behaviour (less than 0.1
mv/decade [115]), since it has nearly an ideal switch characteristic.
Furthermore, the Micro-Electro-Mechanical (MEM) relay has immea-
surable off-state leakage current and steeper sub threshold slope.
Therefore, its operating voltage can be scaled down to approach zero,
in principle. Thus, the MEM relay can potentially overcome the funda-
mental energy efficiency limit of the CMOS technology.
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Figure 2.1: Sub-threshold regime of MEM relay and CMOS transistor.
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Table 2.1: Survey of electro-mechanical relays actuation scheme. This table
compares MEMS actuation characteristics.
MEMS Piezoelectric Electrostatic Magnetic Thermal Ref.
Switching speed [µs] 10-500 (3) 0.01-0.2 (3) 100-5000 (∼) 100-5000 (∼) [118]
Simple fabrication (7) (3) (7) (3) [142]
Pull-in voltage [V] 5-50 (3) 1-100 (3) 1-5 (3) 0.5-5 (3) [164]
Bias current [mA] ∼zero (3) ∼zero (3) 20-150 (7) 0.5-10 (7) [174]
Low power (3) (3) (7) (7) [92]
High force (3) (7) (3) (3) [153]
Scalability (3) (3) (7) (7) [36]
2.2 background of mem/nem relays
In this section we briefly introduce MEM/NEM relays which are used
to control power gating in our approach. Typically, relays can be
classified based on the method of actuation into electrostatic [144],
electrothermal [133], magnetostatic [162], and piezoelectric [103]. Each
type of actuation scheme has specific advantages and drawbacks as
listed in Table 2.1. Moreover, they could also be classified according
to the axis of deflection (lateral, vertical), contact interface (ohmic
or capacitive), and geometric shape (see-saw beam, cantilever beam,
dual bridge, clamped-clamped beam, parallel plate, sidewall perimeter
beam), as summarized in Table 2.3.
Based on the method of actuation, each relay has different charac-
teristics including: bias voltage, bias current, on resistance, delay time,
current handling, and endurance as illustrated in Table 2.1.
Among these relays, the electrostatically actuated MEM relay has re-
cently received a remarkable attention in digital logic applications due
to its low active power consumption, scalability, fast switching, and
ease of manufacture using conventional planar processing techniques
[115]. As a result, electrostatic actuated MEM relays have been adopted
in the present approach to power gate idle circuits. Among various
types of MEM relays, a 4-terminal parallel plate MEM relay in [156] is
the focus of this study. This is due to its large recorded number of
on/off cycles without demonstrating any operating failure, as illus-
trated in Table 2.2. Additionally, unlike the 3-terminal MEMS, the state
of a 4-terminal switch can be determined based on gate-body terminal
voltage (Vgb), which is independent of the source-drain voltage. Fig.
2.2(a) shows the schematic 3-D view of the 4-terminal suspended gate
MEM relay while Fig. 2.2(b) presents the schematic 2-D cross section
showing the parasitic capacitance and resistance in the off-state. To
minimize parasitic capacitor effects and improve reliability, drastic
improvements in the 4-terminal relay design have led to the fabrication
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Figure 2.2: Shows the:(a) schematic 3D view of 4-terminal suspended gate
MEM relay based on [156]; (b) schematic 2-D cross section view
in the off state.
of three generations of devices as reported in [116]. As a consequence,
numerous promising implementations of Micro-Electro-Mechanical
Switch (MEMS) and Nano-Electro-Mechanical Switch (NEMS) have been
proposed recently which exhibit an order of magnitude more power
savings than the CMOS in low frequency applications 6 100 MHz
[17, 45, 48, 82, 96, 106, 165]. It should be noted that these implemen-
tations are demonstrated either using simulation tools or fabrication
process, as described in Table 2.4
2.3 operating principles of electrostatic relay
The four-terminal MEM relay, as shown in Figs. 2.2 and 2.4, has recently
emerged to overcome the shortcomings of the 3-T MEM relay. Adding
the fourth terminal means that the relay turns on either by applying
a positive Vgb (mimicking NMOSFET operation) or by applying a
negative Vgb (mimicking the operation of the PMOSFET), as shown in
Fig. 2.3. Furthermore, connecting many 3-T switches in series causes
the gate-to-source voltage to change in an undesirable manner, and
hence this may affect the state of the switch [128]. Generally, a 4-
terminal relay consists of a gate (g) electrode that carries a metal
Vdd
gs dgs d
ground
(a) N type MEM/NEM relay (b) P type MEM/NEM relay
gs d
ground dd
gs d
Figure 2.3: 4-terminal relay device symbol.
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Figure 2.4: Cantilever beam relay as reported in [29]: (a) plan view; (b) cross
section view in the off-state; (c) cross-section view in the on-state.
channel separated by a gate oxide [29, 156], in addition to the body
(b), drain (d), and source (s) electrode which is located below the gate
as shown in Figs. 2.2 and 2.4. To alleviate the impacts of any residual
stress that may cause bending the beam out of the plane shown in
Fig. 2.4, a suspended gate relay, as shown in Fig. 2.2, has emerged to
address this problem. The position of the gate electrode depends on
the balance between electrostatic force and spring force. As a result,
when the electrostatic force is sufficient enough to overcome the spring
force, the channel touches the drain/source electrode, thereby allowing
current to flow. Otherwise, an air gap separates the channel from the
drain/source electrode when the electrostatic force is less than the
spring force.
The body-gate terminal is connected to Vgb, the source is connected
to Vs, and the drain is connected to the load capacitance CL. Initially,
the gate-to-body electrode is set to zero (
∣∣Vgb∣∣ = 0V) and an air gap
separates the drain from the source. Due to the air gap, the current
flowing between the drain-source terminal is equal to zero so that the
MEM relay is in the off-state, as shown in Fig. 2.5.
As Vgb is increased, as shown in Fig. 2.6, an electrostatic force
is generated between the gate-body terminal. As a result, the gate
bends towards the body terminal, and thereby an elastic spring force
is generated which counteracts the electrostatic force. Increasing Vgb
h
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Figure 2.5: Schematic of MEMS before pull-in. This graph shows the MEMS
with a gate-body voltage (Vgb) applied that is below Vpi and the
corresponding Vgs vs. Ids curve.
2.3 operating principles of electrostatic relay 20
h
g
Source Body Drain
Gate
Gate dielectric 
+
+ VS Vgb
IDS
Vgb
CL
Vpi
Figure 2.6: Schematic of MEMS after pull-in. This graph shows the MEMS
with a gate-body voltage (Vgb) applied that is above Vpi and the
corresponding Vgs vs. Ids curve.
leads to an increase in the gates deflection at a higher rate due to
the positive feedback which in turn decreases the gap distance and
leads to increase electrostatic force. As Vgb reaches a level above the
pull-in voltage (Vpi), a large enough spring force cannot be produced
to balance the electrostatic force. Consequently, the gate electrode
collapses into the drain-source terminal. At this stage, the gate dimples
are in electrical and mechanical contact with the drain-source terminal.
As a result, current flows from the source to the drain terminal, and
the device is in the on-state, as shown in Fig. 2.6.
To turn off the MEM relay, Vgb is lowered, which decreases the elec-
trostatic force between the suspended gate and the body terminal. Due
to the reduced gap when the device is pulled-in, the dimples remains
in contact with drain-source terminal even when Vgb is decreased
to Vpi, as shown in Fig. 2.7. Eventually, as Vgb continues to decline,
the spring elastic force becomes larger than the electrostatic force,
and thus the dimples pull out of contact. At this stage, current no
longer flows from source towards drain terminal, and the MEM relay
returns to the off-state. The voltage where this occurs is called the
release voltage and is referred to as Vrl, as shown in Fig. 2.8. Since
Vrl occurs at a lower voltage than Vpi, hence the MEM relay’s IV char-
acteristics demonstrates hysteresis. The hysteresis window increases
further with an increase in the adhesion forces between the dimples
and drain-source terminals.
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Figure 2.7: Schematic of MEMS before pull-out. This graph shows the MEMS
with a gate-body voltage (Vgb) applied that is above Vrl and the
corresponding Vgs vs. Ids curve.
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Figure 2.8: Schematic of MEMS after pull-out. This graph shows the MEMS
with a gate-body voltage (Vgb) applied that is below Vrl and the
corresponding Vgs vs. Ids curve.
2.4 survey of mem/nem relays
Over the past decade, researchers have shown substantially increased
interest in utilising MEM/NEM relays as low power logic devices. Table
2.2 gives a summary of the efforts and progress made in develop-
ing MEM/NEM relays in terms of materials used, actuation method,
Vpi/Vrl, contact material, contact resistance, longevity, and geometri-
cal shape. Table 2.3 explains the abbreviations used in Table 2.2.
Endurance is of major importance for digital logic applications,
since it is important that the device remains functional even beyond
its predicted lifetime. This means that endurance is more crucial than
speed or power consumption in digital IC applications. For example,
it can be assumed that the required endurance for the device to work
without failure is ten years. This means that, for digital applications
which work at 100 MHz with an average transition ( 0→ 1) probability
of 0.01, a life time of 3.15 × 1014 on/off cycles will be required.
Therefore, it is logical to say that MEMS based digital logic applications
requires at least 1014 on/off cycles. Among these relays, the MEM/NEM
switch published in [101] has the largest recorded number of on/off
cycles (2.1 × 109) without experiencing any operating failure, other
studies [33, 81, 115, 163] demonstrate a slightly lower number of
on/off cycles ( 1 × 109). It should be noted that these number of cycles
are measured when no current is passing through the beam’s dimples.
Due to stiction issues, a significantly less number of on/off cycles
can be obtained when current is passing through the dimples. This
means that further investigations are required in terms of materials
and geometrical shapes of MEMS in order to improve their endurance.
The on-state resistance of CMOS is non-linear and varies as the
transistor operating point changes. Unlike CMOS, the contact resis-
tance of MEM relays is approximately constant and insensitive to the
gate slew rates. However, a recent study in [115] shows that Ron in-
creases by one order of magnitude after a course of 104 on/off cycles.
However, this should not significantly degrade circuit performance as
the throughput of digital circuits based MEM relays is limited by the
mechanical delay rather than the electrical delay. Among the recorded
relays shown in Table 2.2, MEMS published in [75, 71, 78, 96, 115]
2.5 survey of applications employing mems/nems 22
demonstrate the lowest values of contact resistance found as 12Ω,
20Ω, 312Ω, 800Ω, and 1400Ω respectively.
Optimizing the switching energy consumption of MEM/NEM relays
is a crucial factor especially when low power applications will be
targeted. To the best of my knowledge, results in [137] demonstrate
the lowest achieved switching energy with measured value of 82.59fJ.
2.5 survey of applications employing mems/nems
MEM/NEM relays are a promising technology that have been employed
in a wide range of applications such as the following:
1. Medicine: MEMS/NEMS-based pressure sensors has been used to
monitor blood pressure in various organs.
2. Inertial Sensing: MEMS/NEMS devices have been used as ac-
celerometers to sense mechanical movement.
3. Biotechnology: MEMS/NEMS enables the implementation of biochips
for detecting hazardous chemicals and high-throughput drug
screening and selection.
4. Communications: MEMS/NEMS technology has been employed
in radio frequency (RF) applications, including receivers and
transmitters, due to low insertion loss, linearity, low power con-
sumption, and high isolation. The primary requirement of these
relays, in order to minimize insertion losses, is to achieve low
contact resistance. This can be obtained by adopting high con-
ductivity material such as gold.
5. Switches: MEM/NEM relays are being widely employed in digital
logic applications for low power designs, and due to their high
reliability.
In this work, an extensive survey has been conducted of digital logic
applications that employing MEM/NEM switches. Empirical results in
[80, 116] have shown that MEM/NEM switches can withstand much
higher temperature and radiation doses than CMOS counterparts.
This means that the MEM relay is more attractive than CMOS in
applications in which there are significant variations in radiation and
temperature, such as space and military applications. Accordingly,
pull-in voltage (Vpi) and on-state resistance (Ron) of MEMS have been
experimentally proven to fluctuate between (8-9.2)V and (1-15)kΩ
when the temperature range is between 30-200 C [80, 116]. Meanwhile,
it was found that at low temperatures MEM relays work normally. To
assess radiation endurance, an MEM relay was irradiated with several
doses such as 200 Krad, 2 Mrad, and 20 Mrad. The results showed
that Vpi is shifted by only 10% after exposure to 20 Mrad. However,
lower doses do not cause any variations in the pull-in voltage (Vpi).
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Table 2.2: Survey of Electro-Mechanical Relays Used for Digital Logic Appli-
cations.
Ref. AM No. Geom. AD Structural
Mate-
rial
Longevity Vpi/Vpo Contact
Mate-
rial
CR
(Ω)
Es (pJ) Dimension
[78] E 7 SS V Poly-
SiGe
400 6.6/0.76 W-W 800 12.6∗/6.4∗
h=1µm, g0=200nm,
gd=100nm, LA=42µm,
WA=40µm
[129] P 6 CB V Si3N4,
SiO2,
PZT
1× 106 1.5/NR Au-Au,
Au-Pt,
Au-Ru
1K 0.5-3
h=1.21µm, gd=100nm,
L=25µm, W=25µm
[96] E 6 SW L Poly-Si,
HfO2,
TiN
NR 31/21.6 TiN 1K NR
h=660nm, g0=440nm,
L=20µm gd=340nm
[33] E 5 DB V Si3N4 1× 109 1.5/0.6 W-W NR NR h=110nm, g0=10nm,
L=75µm W=20µm
[125] E 5 CB L Poly-Si 1× 108 12/6 Pt-Pt 3K NR
h=1.2µm, g0=600nm,
gd=500nm, L=16µm ,
W=600nm
[149] E 5 CB L Poly-Si,
TiN
NR 7.9/5 TiN-
TiN
23K NR
ggs=0.6µm,
gds=0.5µm, L=20µm
[38] E 5 CC L Ru 2× 106 4/NR Ru-Ru NR NR
h=200nm, g0=75nm,
gd=50nm, L=10µm ,
W=100nm
[25] E 5 SW L Poly-Si,
TiN,
Al2 O3
NR NR NR NR NR
Wbeam=1µm,
Lbeam=50µm,
g0=9nm
[50] E 5 SW L SiNx,
HTO,
Poly-Si,
LTO
NR 20/19.5 LTO-
NR
NR NR
h=2.1µm, g0=550nm,
L=14µm , W=1µm
[115,
156]
E 4 PP V Poly-
SiGe
1× 109 6.5/5.9 W/TiO2-
W/TiO2
1.4K 1.8∗
h=1µm, g0=180nm,
gd=90nm, L=27µm ,
W=30µm
[60] E 4 CB V Poly-
SiC
NR 13.5/6.3 poly-
SiC-
poly-
SiC
NR NR
g0=300nm, gd=250nm,
L=12µm , W=250nm
[32] E 3 CB L Pt NR 3.3/2 Pt-Pt 0.1G NR
h=60nm, g0=100nm,
gd=90nm, L=3.54µm ,
W=70nm
[72][73] E 3 CC V CNT
film
NR 4.5/2.5 CNT
film-Au
NR NR
h=100nm, g0=50nm,
gd=50nm, L=3.45µm ,
W=1µm
[101] E 3 CB L PolySiC 2.1× 109 NR/NR polySiC-
polySiC
NR NR
h=400nm, g0=200nm,
gd=175nm, L=8µm ,
W=200nm
[95] E 3 SW L TiN 1000 34/29 TiN-
TiN
NR NR
h=1.1µm, g0=350nm,
gd=200nm, L=7µm ,
W=200nm
[97] E 3 CB V TiN 10 16/14 TiN-
TiN
NR NR
h=40nm, g0=40nm,
gd=20nm, L=700nm ,
W=200nm
[39] E 3 CC V W NR 2.5/NR W-Au NR NR
h=32nm, g0=55nm,
gd=18nm, L=1.83µm ,
W=500nm
... to be continued
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Table 2.2 (continued): Survey of Electro-Mechanical Relays Used for Digital
Logic Applications.
Ref. AM No. Geom. AD Structural
Mate-
rial
Longevity Vpi/Vpo Contact
Mate-
rial
CR
(Ω)
Es (pJ) Dimension
[81] E 3 PP V Poly-
SiGe
1× 109 5.3/4 W/TiO2-
W/TiO2
8.1K 1.1∗
h=1µm, g0=200nm,
gd=100nm, L=30µm ,
W=15µm
[139] E 3 CB L W 1500 40/35 NR 500M NR
h=1µm, gds=0.45µm,
ggs=0.55µm,
L=(20-50)µm,W=0.5µm
[54,
137]
E 3 CB L SiO2 NR 8/NR PtSi 5K 0.082
g0=75nm,
L=15.5µm
[163] E 3 CB V Ni 1× 109 27.5/25 Al/Al2O3-
Au
NR NR
h=210nm g0=430nm,
gd=210nm L=10µm,
W=4µm
[75] E 3 CB V Ni 1× 105 22/18 Au-Au 20 NR
h=1.7µm g0=500nm,
gd=150nm L=40µm,
W=8µm
[100] E 3 CB V CNT NR 3.5/2 CNT-
Au
12.5K NR
h=60nm g0=135nm,
gd=135nm L=1.5µm,
W=60nm
[74] E 3 CB V Poly-Si NR 24.6/NR Poly-Si-
Poly-Si
NR NR
h=1µm g0=500nm,
gd=200nm L=30µm,
W=8µm
[71] E 3 CB L SiO2, Si,
W
NR 0.8/0.7 W-NR 312 NR
h=1.5µ g0=95nm,
L=9.5µm, W=130nm
[71] E 3 CB L SiO2, Si,
W,Pt
NR 11.3/3.5 Pt-NR NR NR
h=1µm g0=320nm,
L=13µm, W=300nm
[98] E 2 CC V TiW 20 0.4/NR TiW-W NR NR
h=40nm g0=4nm,
L=1.4µm, W=300nm
[76] E 2 CB V TiN 500 13/8 TiN-
TiN
NR NR
h=35nm g0=15nm,
L=1µm, W=200nm
[77] E 2 CC V TiN NR 11/6 TiN-W NR NR
h=30nm g0=20nm,
L=1µm, W=200nm
[77] E 2 CC V Poly-
SiC
NR 1.2/0.7 SiC-SiC >5M NR
h=25nm g0=27nm,
L=8µm, W=25nm
[88] E 2 HS V NR 1× 106 1.7/1 Au-Au 12 NR L=100µm,
W=20µm
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Table 2.3: Abbreviations and definitions for Survey of Electro-Mechanical
Relays contained in Table 2.2.
Parameters Definitions
Number of Electrodes Number of independent terminals for a relay design
Geometry
SW = sidewall perimeter beam, SS = seesaw beam with central anchor,
CB = cantilever beam, DB = dual bridge, CC = clamped-clamped beam,
PP = parallel plate, HS = hinge structure
Contact Material Contact material on actuator dimples - contact material on fixed dimples
CR Contact Resistance (Ω)
Longevity Most cycles reported or cycles till failure
AM Actuation Method: P = piezoelectric, E = electrostatic
Dimensions
g0 = gate-to-bode gap, gd = gate-to-drain,
h = height, W = width, L = gate or anchor length
Vpi/Vpo Pull-in voltage/pull-out voltage
Es Switching energy, (∗)= calculated value
AD
Actuation Direction: L = lateral (i.e., in-plane actuation),
V = vertical (i.e., out-of-plane actuation)
Others NR = not reported, K=kilo-(× 103), M=mega-(× 106), G=giga-(× 109)
As a result, many researchers are investigating electronics for harsh
environment by employing MEM/NEM relays.
For example, logic gates such as XOR, AND, NAND, and NOT
have been designed by only adopting a single MEM device [33]. This
can reduce the device count as each CMOS-based logic gate requires
6-16 transistors. Consequently, this can help to compensate for the
area penalty which arises from the fact that each individual MEM
relay is significantly larger than the minimum size of CMOS transistor.
Reducing the number of MEMS can improve speed, reliability, yield,
and simplify the implementation of the circuits. As a result, a 1-bit
multiplexer by adopting 4 AND gates, a 1-bit adder by adopting 3
XOR and 2 AND gates, and 2-bit full adder circuit by adopting 6 XOR
and 4 AND gates have all been successfully validated in [33].
Other studies have presented experimental results from test chips
containing circuits implemented with MEMS [156]. The results from a
test chip, which contains 8 bit adder, 2-bit accumulator, SRAM, flip-
flops, DRAM, 4-bit DAC, and power gates, have verified the correct
functionality of MEM relay-based circuits. Fig. 2.9 shows the design
style of an MEM relay-based full carry adder. It is predicted in this
research that at the 90 nm technology node, MEM relay can achieve
10 times energy savings over the minimum-energy point of CMOS.
Furthermore, the authors analytically demonstrated that applications
which operate at maximum throughput (20 MOPS) would significantly
benefit from utilizing NEMS. Noticeably, it was theoretically discussed
that NEM relay can be adopted for high throughput applications by
utilizing parallelism methodology. For example, a 32 parallel adder-
based NEMS can operate at 0.5 GOPS with 10× savings in energy
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compared to CMOS. However, due to the area-speed trade-off con-
straint of NEMS, this paradigm requires about a 100× increases in area
overhead.
In [48], the micro-architecture of building a (7:3) compressor has also
been experimentally demonstrated by adopting only 98 MEM relays.
The measured results of energy and area overheads are consistent with
those of the previous study [156]. Accordingly, the performance of a
MEMS-based multiplier is improved by a factor of 8× over the static
CMOS style and by 4× over the pass-transistor logic style. This neces-
sitates more investigations to explore the best MEMS-based logic style
in terms of performance and switching energy that can be employed
in large scale digital circuits.
Other researchers have recently focused on using MEM relays as
power gating devices in energy-constrained applications, due to their
zero-leakage characteristics. An analytical demonstration showed that
MEMS can achieve more energy saving than CMOS power switch
counterparts in such applications where the Toff>1ms and Ton >100
ns [47]. However, this analysis did not explain how to provide the
power gating circuitry with high pull-in voltage (Vpi). For accurate
analysis the energy overhead of implementing a DC-DC charge pump
should be added to the overall energy consumption. Furthermore,
the timing analysis of the proposed power gating controller was not
explained in detail. It is essential to ensure that the hold and setup time
conditions are achieved during circuit switching on/off. This work
also demonstrated that MEMS-based power switch at 90nm technology
node can offer an order of magnitude more energy savings than CMOS
counterparts, if the stand-by time Toff>10µs.
Other works have aimed to demonstrate the potential of adopting
MEM relays as power gating devices in periodic and event-driven ap-
plications [47, 62, 63, 138, 151]. These analytical studies have demon-
Figure 2.9: MEMS based carry adder circuit and measured waveform. This
circuit is implemented on a 1µm test chip [156].
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Figure 2.10: NEM relays as FPGA routing switches based on [27, 28].
strated that the MEM relay is a perfect candidate for this kind of
application if the stand-by time Toff>100 ms.
To address limitations and drawbacks of the previous studies, a
novel work based on finite element analysis (FEA) has aimed to im-
plement MEMS in applications exhibiting bursty workloads [8, 9]. The
results showed that up to 50% energy savings can be achieved when
MEM relays are employed. The asynchronous power gating of an FIR
filter micro-pipeline using MEMS has also been presented [10]. The
results showed that the MEM relay based power gating switch favours
complex architecture coupled with bursty workload behaviour.
Work in [27, 28, 154] presented an analytical study of the employ-
ment of MEMS/NEMS in programmable routing switches located in
FPGAs, as shown in Fig. 2.10. This study proposed that programmable
routing switches and their routing SRAM can be replaced by a single
MEMS/NEMS. This is attributed to the fact that NEMS exhibits hysteresis
behaviour which can be utilised as the memory element as reported
in [74, 85, 114, 147, 170]. Analytical results showed that NEMS at the
22nm technology node can achieve a reduction of 28% in critical path
delay, 37% leakage power reduction, and 43.6% footprint area reduc-
tion compared to CMOS counterparts. However, some points remain
to be investigated in future research, including incorporating NEMS
into the look-up tables of logic blocks (LB), a detailed analysis of the
voltage requirements for the hybrid NEM/CMOS design to address
the noise issues, and an architectural exploration of FPGAs to take
advantage of the integration of NEMS.
Previous work has proposed MEMS-based flash ADC, as shown in
Fig.2.11. This results showed that 350 fJ of energy is consumed in a
single cycle of the flash converter [29, 104]. This means that a 6-bit
10MS/s converter requires 5.5 fJ per conversion which is an order
of magnitude better than CMOS-based converters. This converter,
however, suffers a from high footprint area and a low operating speed
of about 10 MHz (maximum throughputs = 2×(tD,on + tD,off). It
should be noted that theses findings are obtained from simulation
tools, as described in Table 2.4. Others have proposed the first ring
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oscillator built by adopting digital logic elements based on a curved
NEMS with a size of 5×3 µm2 and an air gap of 60 nm. Empirical results
demonstrated that this ring oscillator can operate at a frequency of 6.7
MHz [13].
To simulate mixed CMOS/MEMS electronics, many studies are
being conducted to build a scalable and accurate physical model
simulator of the NEMS that can be plugged into the standard EDA
software. Previous work focused on building these simulators either
by adopting fabricated parameters or by using multiphysics tools
[7, 16, 17, 24, 58, 83, 96, 131]. The present work [7] is then extended
to incorporate the use of a COMOSL multiphysics tool to verify the
electrical and mechanical parameters which are written in Verilog-
AMS file and co-simulated in the Cadence tool, as described further
in Chapter 3.
Figure 2.11: MEMS based ADC circuit diagram proposed in [29].
2.6 conclusion
This chapter provides an extensive background and literature review
of MEMS switches used for digital logic applications. This survey
summarizes the progress and effort made in developing these relays
in terms of switching energy, actuation method, material used, geomet-
rical shape, and contact resistance. Furthermore, this work presents a
novel survey based on applications which benefit using of these emerg-
ing devices. This survey briefly describes these applications with the
up to date achieved results as well as the foundations/universities
that published these works.
2.6 conclusion 29
Ta
bl
e
2.
4:
Su
rv
ey
of
Em
er
gi
ng
A
pp
lic
at
io
ns
Em
pl
oy
in
gM
EM
/N
EM
R
el
ay
s.
A
pp
ro
ac
h
A
pp
lic
at
io
n
D
es
cr
ip
ti
on
R
es
ul
ts
(s
im
ul
at
ed
/f
ab
ri
ca
te
d)
Fo
un
da
ti
on
/U
ni
ve
rs
it
y
[3
3,
80
,1
16
]
H
ar
sh
en
vi
ro
nm
en
t:
hi
gh
te
m
pe
ra
tu
re
an
d
ra
di
at
io
n,
W
it
hs
ta
nd
te
m
pe
ra
tu
re
s
gr
ea
te
r
th
an
20
0
C
an
d
ab
so
rb
ed
ra
-
di
at
io
n
do
se
s
gr
ea
te
r
th
an
20
M
ra
d,
2
or
de
rs
of
m
ag
ni
tu
de
be
tt
er
th
an
ra
di
at
io
n-
ha
rd
en
ed
C
M
O
S
Be
tt
er
re
lia
bi
lit
y
th
an
C
M
O
S
co
un
te
rp
ar
ts
(F
ab
ri
ca
te
d)
(B
ri
st
ol
,C
al
if
or
ni
a)
un
iv
er
si
ty
,
N
EM
IA
C
,M
IT
[8
,9
]
Bu
rs
ty
an
d
lo
w
th
ro
ug
hp
ut
ap
pl
ic
at
io
ns
,
no
n-
in
va
si
ve
,
in
cl
ud
in
g
bi
om
ed
ic
al
de
-
vi
ce
s,
se
ns
or
s,
R
FI
D
s
Po
w
er
de
liv
er
y
co
nt
ro
l
fo
r
bu
rs
ty
ap
pl
ic
at
io
ns
,r
un
ti
m
e
id
le
en
er
gy
m
in
im
iz
at
io
n
fo
r
bu
rs
ty
w
or
kl
oa
ds
in
he
te
ro
ge
ne
ou
s
m
an
y-
co
re
sy
st
em
s
A
ch
ie
ve
d
up
to
10
00
×
en
-
er
gy
sa
vi
ng
th
an
C
M
O
S
(S
im
ul
at
ed
)
N
ew
ca
st
le
un
iv
er
si
ty
[1
0,
16
1]
N
EM
S-
ba
se
d
as
yn
ch
ro
no
us
ci
rc
ui
ts
de
-
si
gn
/p
ow
er
ga
ti
ng
of
as
yn
ch
ro
no
us
m
i-
cr
op
ip
el
in
e
In
ve
st
ig
at
es
w
ay
s
to
co
m
bi
ne
bo
th
N
EM
S
an
d
as
yn
ch
ro
no
us
de
si
gn
/
ex
pl
or
e
po
w
er
ga
ti
ng
in
as
yn
ch
ro
no
us
m
ic
ro
pi
pe
lin
e
(F
IR
fil
te
r)
.
R
es
ul
ts
ill
us
tr
at
e
th
at
M
EM
S
fa
vo
ur
s
co
m
pl
ex
ar
ch
it
ec
tu
re
co
up
le
d
w
it
h
fa
st
co
m
pu
ta
ti
on
im
pl
em
en
te
d
in
no
n-
in
va
si
ve
ap
pl
ic
at
io
ns
R
es
ul
ts
sh
ow
th
at
8-
bi
t
PC
H
B
ad
de
r,
32
-b
it
PC
H
B
A
N
D
,
an
d
64
-b
it
C
-e
le
m
en
t
ca
n
ac
hi
ev
e
up
to
1.
7×
,
25
×
,a
nd
16
×
be
tt
er
en
er
gy
-
ef
fic
ie
nc
y
th
an
C
M
O
S
co
un
te
rp
ar
ts
(S
im
ul
at
ed
)
(N
ew
ca
st
le
,C
or
ne
ll)
un
iv
er
si
ty
[5
7,
94
,
10
7,
13
2]
D
C
/D
C
co
nv
er
te
r
fo
r
st
an
d-
al
on
e
se
ns
-
in
g
sy
st
em
s
an
d
ae
ro
sp
ac
e
ap
pl
ic
at
io
ns
Be
ne
fit
s
of
im
pl
em
en
ti
ng
M
EM
S
sw
it
ch
es
in
D
C
/D
C
co
nv
er
t-
er
s
ar
e
as
fo
llo
w
s:
no
vo
lt
ag
e
lo
ss
du
e
to
p-
n
ju
nc
ti
on
(i
.e
.z
er
o
le
ak
ag
e
cu
rr
en
t)
,
ra
di
at
io
n
re
si
st
an
ce
,
lo
w
oh
m
lo
ss
es
,
ca
pa
-
bi
lit
y
to
co
nv
er
t
vo
lt
ag
e
up
/d
ow
n,
ca
pa
bi
lit
y
to
si
m
ul
ta
ne
-
ou
sl
y
ch
ar
ge
al
l
ca
pa
ci
to
rs
or
ba
se
d
on
ch
ar
ge
tr
an
sf
er
,
pr
o-
lo
ng
ed
op
er
at
io
n
by
ad
op
ti
ng
Ir
co
nt
ac
ts
Be
tt
er
en
er
gy
-e
ffi
ci
en
cy
(S
im
ul
at
ed
)
(S
ou
th
flo
ri
da
,S
ou
th
am
pt
on
,
N
ew
ca
st
le
)
un
iv
er
si
ty
,
C
Q
C
ST
C
[1
56
,
48
,
16
5,
34
,
13
6,
78
,
6,
5,
11
5,
79
,1
28
,
49
,
96
,
43
,
50
,
12
6]
In
te
gr
at
ed
ci
rc
ui
ts
fo
r
V
LS
I
ap
pl
ic
a-
ti
on
s
su
ch
as
:
32
-
bi
t
ad
de
r,
m
ul
ti
pl
ie
r,
(7
:3
)c
om
pr
es
so
r,
se
qu
en
ti
al
ci
rc
ui
t,
X
O
R
,
A
N
D
,b
uf
fe
r
...
..
D
ig
it
al
ci
rc
ui
ts
ha
ve
be
en
im
pl
em
en
te
d
by
us
in
g
M
EM
/N
EM
re
la
ys
.
Th
es
es
ci
rc
ui
ts
de
si
gn
ed
in
su
ch
w
ay
th
at
al
l
re
la
ys
sw
it
ch
es
at
th
e
sa
m
e
ti
m
e
to
m
it
ig
at
e
T m
e
c
h
im
pa
ct
8
×
an
d
1
0
×
lo
w
er
en
er
gy
co
ns
um
pt
io
n
fo
r
m
ul
ti
pl
ie
r
an
d
ad
de
r
re
sp
ec
ti
ve
ly
(S
im
-
ul
at
ed
/F
ab
ri
ca
te
d)
(C
al
if
or
ni
a,
M
IT
,B
ri
st
ol
,
Te
xa
s,
St
an
fo
rd
)
un
iv
er
si
ty
,
O
n-
C
hi
p
Po
w
er
C
or
p.
,
SE
M
A
T
EC
H
[1
4,
65
,6
6]
A
di
ab
at
ic
lo
gi
c
ap
pl
ic
at
io
n
N
EM
S-
ba
se
d
ad
ia
ba
ti
c
lo
gi
c
st
yl
e
is
in
ve
st
ig
at
ed
fo
r
ul
tr
a
lo
w
en
er
gy
ap
pl
ic
at
io
n.
Th
re
e
N
EM
S-
ba
se
d
ad
ia
ba
ti
c
ar
ch
i-
te
ct
ur
es
ar
e
pr
op
os
ed
in
cl
ud
in
g:
TR
A
G
,B
IS
A
G
,a
nd
SN
A
G
N
EM
-a
di
ab
at
ic
lo
gi
c
ca
n
ac
hi
ev
e
at
le
as
t
an
or
de
r
of
m
ag
ni
tu
de
be
tt
er
en
-
er
gy
sa
vi
ng
th
an
C
M
O
S
te
ch
no
lo
gy
(S
im
ul
at
ed
)
IB
M
(N
EM
IA
C
),
D
el
ft
un
iv
er
si
ty
of
te
ch
no
lo
gy
...
to
be
co
nt
in
ue
d
2.6 conclusion 30
Ta
bl
e
2.
4
(c
on
ti
nu
ed
):
Su
rv
ey
of
Em
er
ge
d
ap
pl
ic
at
io
ns
em
pl
oy
in
gM
EM
S/
N
EM
S
re
la
ys
..
A
pp
ro
ac
h
A
pp
lic
at
io
n
D
es
cr
ip
ti
on
R
es
ul
ts
(s
im
ul
at
ed
/f
ab
ri
ca
te
d)
Fo
un
da
ti
on
/U
ni
ve
rs
it
y
[4
7,
62
,
63
,
13
8,
15
1]
H
ig
hl
y
pe
ri
od
ic
an
d
ev
en
t-
dr
iv
en
pr
o-
ce
ss
in
g,
ba
se
ba
nd
pr
oc
es
so
r,
an
d
ba
tt
er
y
op
er
at
ed
sy
st
em
s
in
cl
ud
in
g
w
ir
le
ss
bo
r-
de
r
ca
m
er
as
,
bi
om
ed
ic
al
im
pl
an
ts
,
an
d
st
ru
ct
ur
al
he
al
th
m
on
it
or
in
g
sy
st
em
s
In
ve
st
ig
at
es
sh
ut
-o
ff
co
m
pl
et
el
y
po
w
er
su
pp
ly
of
co
m
bi
na
-
ti
on
al
in
te
gr
at
ed
ci
rc
ui
ts
w
he
n
it
is
in
st
an
d
by
m
od
e,
id
le
,b
y
em
pl
oy
in
g
M
EM
S/
N
EM
S
po
w
er
sw
it
ch
es
R
es
ul
ts
ill
us
tr
at
e
a
po
te
n-
ti
al
up
to
1
0
0
×
re
du
ct
io
n
in
en
er
gy
co
ns
um
pt
io
n
at
of
f-
pe
ri
od
s
>
1
se
co
nd
(S
im
u-
la
te
d)
(C
al
if
or
ni
a,
M
IT
,P
ur
du
e,
V
ir
gi
ni
a
Te
ch
,K
in
g
A
bd
ul
la
),
un
iv
er
si
ty
[7
4,
85
,
11
4,
14
7,
17
0]
N
EM
S
ba
se
d
m
em
or
y
ce
ll
su
ch
as
:m
ut
i-
na
ry
R
A
M
,
N
V
SR
A
M
,
co
nt
en
t
ad
dr
es
s-
ab
le
m
em
or
y
(C
A
M
),D
R
A
M
-l
ik
e
m
e-
ch
an
ic
al
no
n-
vo
la
ti
le
m
em
or
y
In
ve
st
ig
at
es
th
e
po
te
nt
ia
l
of
im
pl
em
en
ti
ng
m
em
or
y
de
vi
ce
ba
se
d
on
M
EM
S/
N
EM
S
R
es
ul
ts
sh
ow
be
tt
er
en
er
gy
-
ef
fic
ie
nc
y,
ar
ea
,
an
d
st
an
d-
by
po
w
er
co
ns
um
pt
io
n
th
an
C
M
O
S
co
un
te
rp
ar
ts
(S
im
u-
la
te
d)
IM
EC
,I
C
R
EA
,I
II
A
-C
SI
C
(P
ol
yt
ec
hn
ic
,C
al
if
or
ni
a,
V
is
w
aj
yo
th
i)
un
iv
er
si
ty
[7
,
17
,
96
,
58
,
13
1,
83
,1
6,
24
]
Si
m
ul
at
io
n
an
d
sy
nt
he
si
s
to
ol
s
fo
r
M
EM
-
S/
N
EM
S
re
la
ys
Tw
o
pa
rt
ic
ul
ar
is
su
es
th
at
th
es
e
pa
pe
rs
ar
e
ad
dr
es
se
d,
fir
st
ly
,
th
e
ne
ed
fo
r
a
sc
al
ab
le
an
d
ac
cu
ra
te
ph
ys
ic
al
m
od
el
of
th
e
M
EM
/N
EM
sw
it
ch
es
th
at
ca
n
be
pl
ug
ge
d
in
to
th
e
st
an
-
da
rd
ED
A
so
ft
w
ar
e,
Se
co
nd
ly
,s
yn
th
es
is
to
ol
s
of
M
EM
/N
EM
sw
it
ch
es
su
ch
th
at
in
co
rp
or
at
e
le
ss
nu
m
be
r
of
T m
e
c
h
C
on
ve
rg
es
,
fa
st
si
m
ul
at
io
n
to
ol
s
(B
ri
st
ol
,C
al
if
or
ni
a,
N
ew
ca
st
le
,
M
IT
,C
am
br
id
ge
)
un
iv
er
si
ty
,
IB
M
,C
ov
en
to
r
In
c.
[6
8,
69
]
Th
er
m
al
m
an
ag
em
en
t
of
3D
m
an
y-
co
re
sy
st
em
s
St
ud
ie
s
hy
br
id
C
M
O
S-
N
EM
S
de
si
gn
s
of
th
er
m
al
bu
ff
er
an
d
po
w
er
ga
ti
ng
to
re
du
ce
le
ak
ag
e
po
w
er
an
d
th
er
m
al
-r
un
aw
ay
in
3D
m
an
y-
co
re
sy
st
em
s
Ex
pe
ri
m
en
ta
l
re
su
lt
s
sh
ow
th
at
M
EM
S/
N
EM
S
ba
se
d
th
er
m
al
m
an
ag
em
en
t
ca
n
ef
fe
ct
iv
el
y
pr
ev
en
t
th
e
th
er
m
al
-r
un
aw
ay
in
3D
m
ul
ti
ca
ch
e
co
re
pr
oc
es
so
r
(S
im
ul
at
ed
)
N
an
ya
ng
un
iv
er
si
ty
O
th
er
s
[1
3,
24
,
29
,1
04
]
R
in
g
os
ci
lla
to
r,
pa
ra
lle
l
A
/D
co
nv
er
si
on
an
d
im
ag
e
pr
oc
es
si
ng
D
es
ig
n
ri
ng
os
ci
lla
to
r
op
er
at
es
at
6.
7M
H
z
ba
se
d
on
M
EM
-
S/
N
EM
S,
In
ve
st
ig
at
e
th
e
de
si
gn
sp
ac
e
of
im
pl
em
en
ti
ng
im
-
ag
e
pr
oc
es
si
ng
al
go
ri
th
m
by
em
pl
oy
in
g
a
hy
br
id
m
ul
ti
pl
e-
in
pu
t
N
EM
S-
C
M
O
S
ar
ch
it
ec
tu
re
Be
tt
er
le
ak
ag
e
re
du
c-
ti
on
/p
ow
er
ef
fic
ie
nc
y
(S
im
ul
at
ed
/F
ab
ri
ca
te
d)
(B
ri
st
ol
,P
en
ns
yl
va
ni
a,
C
al
if
or
ni
a)
un
iv
er
si
ty
3
A S C A L A B L E P H Y S I C A L M O D E L F O R
N A N O - E L E C T R O - M E C H A N I C A L R E L AY S
3.1 introduction
This chapter presents the methodology, background, and results for
the present research related to the MEMS-based switch mode simu-
lator. Circuit simulation based on MEM relays enables designers to
successfully optimize and validate their designs from device to system
levels of abstraction. Many exploratory research projects are currently
under way investigating the mechanical, electrical and logical char-
acteristics of MEM/NEM relays. One particular issue that this thesis
addresses is the need for a scalable and accurate physical model of the
MEM/NEM switches that can be plugged into the standard electronic
design automation (EDA) software [7].
To implement a usable behavioural model of MEM/NEM relays that
can be utilized for simulating large scale MEMS-based circuits, an
accurate conservative Verilog-AMS language was chosen. This choice
is due to its flexible description of the device behaviour in both the
mechanical and electrical domains [93, 166]. The principle of building
such a simulator is basically inspired by electrostatically actuated
RF MEM switches, with taking into account some differences in pa-
rameters including Ron and the quality factor (Q)[24]. Furthermore,
efforts by [16] have led to building analytical compact model based
on Verilog-AMS for in-plane electrostatic actuated cantilever ohmic
MEMS.
Having a scalable model for MEM/NEM relays is crucial for design-
ing systems which consist of mixed MEMS/CMOS electronics. To
evaluate the logical characteristics of MEM/NEM relays for a range
of circuits, research by Matt Spencer has led to the building of a
Verilog-AMS switch model based on experimental results for MEMS
and predicted parameters for NEMS [30, 156, 157]. This model is ac-
curate and detailed. However, the simulation takes a long time and
there is a convergence problem. To overcome the limitations of the
model in [156], this thesis proposes an approximate model which is
more scalable, fast, simple, and more stable (especially near contact
discontinuities)[7]. The major contributions of this chapter are:
1. Implementing and evaluating the standard MEMS/NEMS model.
The model is analysed and its pros and cons are evaluated and
discussed. The model is found to be accurate. However, it is
shown to suffer from a convergence problem for large designs
due to the model’s complexity and non-linearity [30].
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3.2 analytical modelling of one-dimensional mem/nem relay 32
2. Building a more scalable MEMS/NEMS model which can be appli-
cable for very large scale integration (VLSI) circuits without any
divergence issue.
3. Verifying the proposed model against a range of benchmarks
with an average error rate of 6%. Moreover, for the same bench-
marks, the proposed model does not suffer from divergence
problems, while the standard model does diverge as it becomes
larger and more complex.
4. Proposing a novel systematic optimization of MEMS parameters
using finite element analysis (FEA) executing in the multiphysics
COMSOL tool. These parameters can then be used in in our sim-
ulator to accurately simulate MEMS/NEMS in various geometric
shapes, materials, dimensional sizes, and actuation directions.
3.2 analytical modelling of one-dimensional mem/nem
relay
3.2.1 Terminology and definition of MEM/NEM relay parameters
Operating in a pull-in mode (i.e, gdg0 > 0.3) results in the most energy-
efficient relay which is preferable for digital logic applications [82].
However, the pull-in mode of operation causes the electrical charac-
teristics of the MEMS/NEMS to exhibit some hysteresis behaviour [1].
Pull-in voltage (Vpi) refers to the voltage which is able to overcome
the resistance of the spring-mass-damper system and to cause the
relay to turn on. On the other hands, the release voltage (Vrl) refers to
the voltage required to pull-out the device. The mechanical turn-off
delay time is lower than the mechanical turn-on time (Tmon > Tmoff).
This is attributed to the fact that the electrical contact is broken rapidly
as the gate electrode moves 1 nm away from the body electrode [156],
while, the gate electrode needs to travel across the entire gap between
gate and body to turn the device on. Noticeably, the mechanical delay
time is an order of magnitude higher than the electrical delay time, as
can be seen in Table 3.2.
3.2.2 Mechanical Modelling
The movement of gate electrode under the applied voltage is governed
by a nonlinear time-variant second order differential equation [56].
The spring-mass-damper system as shown in Fig. 2.2 has been used to
model the mass of the gate and flexures:
meffZ¨+
2
√
kmeff
Q
Z˙+ kZ = Fele(Z) + Fvdw(Z) , (3.1)
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where Z is the displacement of the gate, meff is the effective mass, Q
is the quality factor between [0-1] for digital logic applications [82], k
is the spring constant (N/m), and Fvdw is the Van der Waals force.
The electrostatic force Fele (which is always attractive, i.e., ambipo-
lar) is equal to the derivative of electrostatic energy stored in the Cgb
capacitor with respect to the gap thickness [56]:
Fele =
ε0AovV
2
gb
2(g0 −Z)2
, (3.2)
where ε0 is the permittivity of free space, Vgb is the voltage between
the gate-body electrodes, g0 is the area gap thickness when Z=0, and
Aov is the overlap area between gate and body electrodes.
In a nano-scale relay, undesirable attraction forces such as Van der
Waals and Casimir forces can significantly affect the pull-in stability of
NEMS. It has been noted [150] that Van der Waals force is dominant over
the dispersion force when the air gap thickness is several tens of nano-
metres, whereas, Casimir attraction force is more effective as the air
gap thickness increases below several nano-metres. Therefore, in this
work, only Van der Waals will be considered in the simulation since
the gap thickness of the adopted NEMS is 10nm. The Van der Waals
force (Fvdw) of the suspended gate MEMS/NEMS can be expressed in a
more intuitive formula based on privious research [150] as:
Fvdw =
AwL
6pi(g0 −Z)3
, (3.3)
where A is the Hamaker constant, L and w is the length and width of
the suspended gate respectively.
The voltage required to switch-on the device “Vpi” can be derived
as follows [1]:
Vpi =
√
8kg30
27ε0Aov
. (3.4)
The mechanical delay time “Tmech.” of the MEM/NEM relays is in-
versely proportional to the gate over drive (VgbVpi ), resonant frequency
w0=
√
k
m , and actuation-gap to contact-gap thickness ratio. This is
presented as [156]
Tmech. ∝
(√
m
k
)
.
(
Vpi
|Vgb|
)
.
(
gd
g0
)
. (3.5)
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Figure 3.1: Illustrates that: (a) the solid blue line denotes the unstable actu-
ation region, while the dotted one represents the stable region.
The saddle-node bifurcation happens at 0.3 of the gap distance;
(b) stability analysis, normalized displacement vs. net forces.
3.2.2.1 Static analysis
In this section, let us first postulate that Eq. 3.1 is reduced to me-
chanical and electrical forces. The first part is linear, while the second
one increases as the inverse of the squared (g0-Z). The system is thus
non-linear as shown below:
Fnet = kZ− Fele(Z,Vgb) = 0 . (3.6)
By normalising gap distance such as ξ = Zg0=
g0−g
g0
, and operating
voltage by v= VVpi , then substituting it in Eq. 3.6 yields:
ξ−
4× v2
27(1− ξ2)
= 0 . (3.7)
To visualize the interaction between the electrostatic field with
the mechanical response, and actuated voltage with corresponding
displacement, normalized parameters are plotted in Fig. 3.1. The
stable equilibrium point for a given voltage arises when Fnet=0, and
thereby any perturbations of the gate terminal cause it to return back
to its original position, as can be seen in Fig. 3.1(b). Even though the
unstable equilibrium point also occurs when Fnet=0, however, any
perturbations of the gate terminal cause it to close the gap. Fig. 3.1(a)
illustrates that the pull-in phenomenon occurs when the gate terminal
moves approximately ×0.3 of the actuating gap (g0).
3.2.2.2 Dynamic analysis
Due to the electromechanical nature of a MEM relay’s operation,
the electrical energy applied gets converted into mechanical energy.
To analyse the switching energy and how it is converted between
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Figure 3.2: Shows: (a) the spring-mass-damper model; (b) electrical represen-
tation of the mechanical domain [9].
the two domains, a mass-damper-spring model is used to represent
the MEM/NEM switch, as shown in Fig. 3.2(a). In order to achieve a
powerful single representational model of the MEM/NEM relay, the
mechanical parameters have been converted into electrical equivalent
parameters, as shown in Fig. 3.2 (b). Applying Kirchhoff’s Voltage
Law (KVL) on the left and right parts of Fig. 3.2(b) yields:
q˙Z˙
Z¨
 =

1
R
(
Vin −
qZ
ε0A
)
Z˙
−1
m
(
q2
2ε0A
− k(g0 −Z) + bZ˙
)
 . (3.8)
These non-linear states can be used to model the dynamic behaviour
of the MEM/NEM relays, and this is referred to as a charge control
position method [19]. In this thesis, however, non-linear states based on
the voltage control position have been utilized to model the dynamics
of MEMS as well as to build our simulator, as illustrated in Eq. 3.19.
The behaviour of non-linear systems can be very complex, thereby
leading to so called jump-phenomena between different states [158].
Methods of linearisation about operating points are quite common in
the literature and can be used to avoid the divergence caused by the
non-linear behaviour of MEMS [1, 158].
Fig. 3.3 shows the operating dynamics of the fabricated MEMS
found in [156]. The clear pull-in event is noted in Fig. 3.3(a), and then,
once the voltage is reduced below Vrl, release occurs. Furthermore,
the crash resets the velocity to zero at the moment where the pull-in
is evident. Fig. 3.3(a-b) show a small oscillatory motion as the gate
terminal pops up (is released) and oscillates about its rest position.
The switching energy that the MEMS consumes during the pull-in is
shown in Fig. 3.3(c) which is about 1.6pJ. Fig. 3.3(d) shows the phase
plane plot of velocity vs. displacement. The cycle of pull-in, crash, and
release is clearly indicated. The oscillation on release is indicated as
cyclic motion about the final rest position.
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3.2.3 Distribution of energy dissipation in the MEMS/NEMS
To analysis the distribution of switching energy of the electo-mechanical
system, the principle of Lagrange’s equations is used in this work. This
is attributed to the fact that Lagrangian mechanics uses the energies
in the system instead of forces to describe the equations of motion.
It states that the dynamic system in which the work of all forces is
accounted for in the Lagrangian, an allowable motion between certain
setups of the system at time t1 and t2 is a natural motion if, and only
if, the energy of the system stays constant. It should be noted that the
distribution of energy dissipation in the MEMS/NEMS is based on
the guideline found in [44]
The Lagrangian is a quantity that describes the equilibrium between
potential and kinetic energies with excluding dissipative energies, and
can be written as follows:
L = Ke − Ve , (3.9)
where L represents the Lagrangian quantity, Ve is the potential energy,
and Ke is the kinetic energy. The Lagrange equation is introduced as:
d
dt
(
∂L
∂q˙
)
−
∂L
∂q
+
∂P
∂q˙
= F . (3.10)
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Where p represents the dissipation of the energy in the system,
F denotes the generalized external forces acting on the system ( i.e.
for electrostatic actuated MEMS, the external force is the voltage
source (Vin)), and q denotes the coordinates of the system ( i.e. for
electrostatic actuated MEMS, they will be the displacement (z) and
charge (q)). The kinetic energy of the MEMS can be driven as:
Ke =
1
2
mz˙2 , (3.11)
the potential energy (Ve) has mechanical and electrical components
due to the restoring spring and the capacitance respectively.
Ve =
1
20A
(g− z)q2 +
1
2
kz2 . (3.12)
The power consumption P comprises both mechanical and elec-
trical parts due to the squeeze film damping and source resistance
respectively, and is given by:
P =
1
2
Rq˙2 +
1
2
bz˙2 . (3.13)
To evaluate the Lagrangian, the partial derivatives of Eq. 3.10 with
respect to q, z, and their first derivatives has been calculated as follows:
∂L
∂z
=
q2
20A
− kz,
∂P
∂z˙
= bz˙,
∂L
∂z˙
= mz˙ , (3.14)
∂L
∂q
=
(g− z)q
0A
,
∂L
∂q˙
= 0,
∂P
∂q˙
= Rq˙ . (3.15)
The time derivatives of the Lagrangian with respect to the general-
ized coordinates are given as follows:
d
dt
(
∂L
∂z˙
)
= mz¨,
d
dt
(
∂L
∂q˙
)
= 0 . (3.16)
Substituting Eqs. 3.14, 3.15, and 3.16 into Eq. 3.10 yields the follow-
ing equations:
mz¨+ bz˙+ kz =
q2
20A
, Rq˙+
(g− z)
0A
q− Vin = 0 . (3.17)
Fig. 3.4 shows the distribution of energy dissipation in the electro-
mechanical system. It is shown that about 68% of the total energy is
dissipated as potential energy, while only around 1% is consumed as
kinetic energy. The energy consumption due to squeeze film damping
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and source resistance is estimated to be around 31%, as reported in
previous work [137].
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Figure 3.4: Distribution of energy consumption in the MEM relay.
3.2.4 Electrical Modeling
Unlike CMOS, a MEM/NEM relay based digital circuit should be de-
signed in a large complex logic gate such that only one mechanical
delay incurs at each stage. However, this significantly increases the
total on-state resistance, and hence in turn leads to an increase in elec-
trical delay time. Calculating the amount of time required to charge
or discharge the load capacitance demands precise modelling of both
the on-state resistance and the device capacitances.
The on-state resistance of MEMS/NEMS consists of Rtrace (the re-
sistance of wire leading to/and from the tungsten electrode), Rch
(the resistance of the channel), Rcon (the resistance of the channel-
drain/source contact), and Rpox(the resistance of the passive oxide
which is used to improve endurance) [156].
The load capacitance of the adopted MEMS/NEMS comes from several
parasitic capacitances, such as gate-body (Cgb), gate-source (Cgs), gate-
drain (Cgd), gate-channel (Cgc), and channel-body (Ccb) capacitances.
In the off-state, the gate to channel Cgc capacitance will not contribute
to the overall capacitance as the channel terminal is floating. The
electrical delay required to charge and discharge the MEMS/NEMS
parasitic capacitance can be written in an approximate formula as:
Tele. = Ron(Cgb +Cgd +Cgs) . (3.18)
3.2.5 Simulation of Suspended Gate MEM/NEM relay
A digital MEMS/NEMS relay can be modelled by incorporating all
the mechanical and electrical effects shown in Fig. 2.2. An accurate
conservative Verilog-AMS model has been adopted in this work to
simulate the behaviour of MEMS based on the fabricated/predicted
parameters published in [31, 156].
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The Verilog-AMS has been utilized in this work as it has a mul-
tiphysics framework, which deals with different disciplines such as
kinematic, electrical, thermal, and fluidic. This Verilog-AMS model
is then co-simulated with the Cadence solver to simulate the mass-
spring-damper system defined in Eq. 3.1 and the electrical model
shown in Fig. 3.5. This model can handle the self-actuation effects of
the MEMS/NEMS but does not cover the thermal impact on the electrical
parameters. In order to avoid hidden states in Verilog-AMS, the state-
space form has been used to rewrite the inhomogeneous non-linear
differential equation Eq. 3.1. This equation describes the motion of
the gate electrode according to Newton’s second law. According to
the state-space definition [119], first order differential equations can
be used to describe the input, state, and output variables. This can be
presented as follows:
[
Z˙
Z¨
]
=
[
0 1
−k
m
− 2
√
kmeff
Qm
][
Z1
Z2
]
+
[
0
1
m
]
(Fele. + Fvdw) . (3.19)
The procedure of simulating the MEMS/NEMS in this work can be
summarized according to Algorithm 3.1:
3.2.6 Proposed Model
The equivalent electrical circuit of the MEMS/NEMS can be simplified
to a lower complexity model. This is advantageous to mitigate the
long simulation time in the standard model while sacrificing some
degree of accuracy. This assumption is inspired by the transmission
line model approximation in previous study [135]. The proposed sim-
plified paradigm of the MEM/NEM relay can be explained in the
following stages:
(1) The trace resistance is very small in comparison with Rcon, Rpox,
and Rch/2 therefore it can be ignored, as can be seen in Fig. 3.6(a).
Where Rtrace  Rcon, Rtrace  Rpox, Rtrace  Rch/2. Furthermore,
������ ������
������/� ���/�
���� + �������� + ����
b
s������ ������d
a
f
j
g
Figure 3.5: On-state electrical characterictics of MEMS/NEMS [156].
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Algorithm 3.1 MEMS/NEMS Verilog-AMS model.
Define: Source:=s, Drain:=d, Gate:=g, Base:=b, Displacement:=Z.
Define: Discipline: Electrical← (s,d,g,b).
Discipline: Kinematic← (Z, velocity).
Input: (Vg,Vs,Vb).
Output: (Vd).
Define: Constant (Cgc,Ccb,Rtrace,Rch/2, Rpox).
Define: Dimple gap (gd), Spring constant (k), mass, Damping ratio.
1: Initially (Vg,Z)← 0.
2: Calculate Fe, Fs, Fvdw at (Z = 0).
3: Calculate Z1 by solving:
Z˙ = velocity = Z2
Z¨ = 1m (
− 2
√
kmeff
Qm Z2 − kZ1 + Fele. + Fvdw).
4: If Z1 < gd Then: (MEMS/NEMS is on)
5: Calculate Cgb =
ε0Aov
(g0−Z1)
, Cgd = Cgs =
ε0A(d)
(g0−Z1)
, Rcon = 4ρλξH3Fele(gd) ,
Fele, Fvdw.
6: Find: V(d,a) = V(j, s) = Rtrace ∗ I(d,a), I(g,a) = I(g, j) = Cgs ∗ dV(g,j)dt ,
V(a, f) = V(f, j) = R(ch/2+pox+con) ∗ I(f,a), I(f,g) = Cgc ∗
dV(g,f)
dt .
7: Find I(d, s), Tele, Tmech,Vpi.
8: Calculate Switching Energy: Es = (Cgb +Cgd +Cgs)V2dd.
9: else: I(d, s) = 0. (MEMS/NEMS is off)
due to the small area of overlap between the body and channel elec-
trodes, Ccb is insignificant and can also be neglected. In the same way,
Ccg can be ignored, where (Ccg+Ccb)  Cgb, (Ccg+Ccb)  Cgd,
(Ccg+Ccb) Cgs.
(2) The non-linear parasitic capacitances Cgd, and Cgs can be lin-
earised by taking the maximum value (Cgd = Cgs = 6.6fF at Z = 90
nm). Then, they have been added together as shown in Fig. 3.6(b).
(3) In the same way, Rcon can be linearised by taking the average
value (200 [ Ωcontact ]). Then, it has been added to the Rpox and Rch/2
resistance, as shown in Fig. 3.6(c).
In terms of computational complexity, the original model needs
to solve 8 non-linear equations to approach the solution. Meanwhile
the proposed model can approach the solution by only solving 4
non-linear equations as shown in Algorithm 3.2.
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bd
CgbCgb
Cgd + Cgs
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g
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Figure 3.6: Proposed simplifications of MEMS electrical circuit.
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Algorithm 3.2 Proposed MEMS/NEMS Verilog-AMS model.
Define: Source:=s, Drain:=d, Gate:=g, Base:=b, Displacement:=Z.
Define: Discipline: Electrical← (s,d,g,b)
Discipline: Kinematic← (Z, velocity).
Input: (Vg,Vs,Vb).
Output: (Vd).
Define: Constant (Cgc,Ccb,Rtrace,Rch/2,Cgd,Cgs, Rpox, Rcon).
Define: Dimple gap (gd), Spring constant (k), mass, Damping ratio.
1: Initially (Vg,Z)← 0.
2: Calculate Fe, Fs, Fvdw at (Z = 0).
3: Calculate Z1 by solving Eq. 3.19.
4: If Z1 < gd Then: (MEMS/NEMS is on)
5: Calculate Cgb, Fele, Fvdw.
6: Find: V(d, f) = V(f, s) = R(pox+ch/2+con) ∗ I(d, f), I(f,g) = 2Cgd ∗
dV(g,f)
dt , I(g,b) = Cgb ∗
dV(g,b)
dt .
7: Find I(d, s), Tele, Tmech,Vpi, and Es.
8: else: I(d, s) = 0 (MEMS/NEMS is off)
3.3 model evaluation
3.3.1 Simulation of the Proposed MEM/NEM Relay Model
To verify the validity of this model, the error rate (latency) between
the output signal of the standard and proposed models of cascade
AND gates, as shown in Figs. 3.7 and 3.8, has been measured. The
results indicate that a 4.6 % error rate can be noted between the output
signals of the two models in the case of adopting one AND gate, while
it increases to less than 7% after the cascading of 40 AND gates in
series as shown in Fig. 3.8. The error rate is linearly proportional to
the number of stages, which is advantageous for adopting this model
with this acceptable error rate in the VLSI circuits.
0 5 10 15 20 25 30 35 40
4.5
5.0
5.5
6.0
6.5
7.0
Numberiofistages
La
te
nc
yi
Er
ro
ri
[%
] MeasureiErrori[%]
LineariFit
Figure 3.7: Latency error rate.
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Figure 3.8: CMOS-MEM relay mapping of cascade AND gates.
3.3.2 Evaluation with Benchmark Circuits
To evaluate the proposed model in terms of latency, scalability, sim-
ulation time and stability, it has been checked against a range of
benchmark circuits, including combinational (AND, OR, XOR), se-
quential (D-latch, C-Element), and arithmetic (carry save adder, carry
ripple adder) as shown in Table 3.1. The Results clearly show that the
proposed model is 31% faster than the standard model on average.
However, as the size of the circuits increases, the simulation time of
the standard model is expected to increase drastically, and hence this
percentage can be considered only for the benchmark circuits used.
In terms of latency, the results indicate a small difference between
the output signal of the two models (less than 6% in average). This is
attributed to the presence of approximation in the electrical circuit of
the proposed model. It has been noted from the results in Table 3.1 that
the standard model usually diverges when the design becomes more
complex and larger, such as in: the 3-inputs C-Element and 5-bit carry
ripple adder. This is attributed to the fact that the accumulating error
due to contact discontinuities will rise significantly as the number of
stages increases. Furthermore, numerous non-linear parasitic capaci-
tances/resistances in a big design coupled with the non-linear nature
of MEM relay (as shown in Fig. 3.1) is the second reason causing the
model to diverge. Moreover, the difference in scale between various
state variables in the mechanical and electrical domains are prone to
cause the development of numerical errors.
The proposed model has been checked against the standard one
for different clock speeds and stage levels. The results shown in Fig.
3.9 indicate that a very slight impact on the simulation time of the
proposed model can occur as the clock period changes from 100ns
to 500ns. For example, at stage four the simulation time increases
by only 10% as the clock period changes to 500ns. In contrast, the
standard model shows a significant increase (which is about 26% at
stage four) in the simulation time as the clock period shifts from 100ns
to 500ns. This is attributed to the fact that the period of discontinuity
of the switch will be shorter as the switching frequency increases, and
this allows the simulator to approach the solution very rapidly. In
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Figure 3.9: Model execution time versus clock speed and number of stages.
contrast, the simulator needs a long time to approach the solution at
low switching frequency (with a long discontinuity period).
Fig. 3.10 shows the proposed schematic circuit of a 2 and 3 input C-
element using NEM relays (i.e, O/P=AB+O/P(A+B)). The input/out-
put waveforms which are obtained from our Verliog-AMS simulator
of 3-input C-element are shown in Fig. 3.11. The results illustrate
the correct logic functionality of the circuit with a reasonable delay
time. It should be noted that these results are based on the predicted
parameters published in [156].
3.4 finite element analysis (fea)
Finite element analysis (FEA) is a numerical analysis method used
to solve large numbers of partial differential equation (PDE) for any
design. This method is capable of handling multiphysics phenomena
and accurately simulating static and dynamic behaviour. To model
and capture the physical behaviour of MEMS/NEMS accurately, the
COMSOL multiphysics tool has been used in this work. Fig. 3.12(a)
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Figure 3.10: Proposed schematic circuit of C-element based NEM relay for
(a) 2-input; and (b) 3-input.
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Figure 3.11: Input/output waveforms of 3-input C-element using NEM relays
at Vdd=0.28 V.
shows the simulated pull-in voltage (11.1v) using 3D FEA, while Fig.
3.12(b) depicts the simplified sketch of the adopted MEMS in our
analysis.
In this work, a comparative study of various geometric shapes
of MEM relays in terms of pull-in voltage, bending out of plane,
and residual stress has been investigated. These experiments were
carried out using 3D FEA in COMSOL multiphysics tool. For fair
analysis, the simulated relays are designed with similar area size, and
material type (poly-SiGe). Fig. 3.13 illustrates that 4-terminal relays
with double fold spring, as expected, are pulled-in with lower voltage
and switching energy compared with that of 4-terminal relays with
quadruple fold spring. In this experiment, two geometric shapes of
4-terminal relays with double fold spring are simulated as shown
W
LChannel
(a) (b)
LA
WA
Figure 3.12: Demonstrates the: (a) FEA-simulated pull-in voltage and dis-
placement; (b) simplified sketch, symbols L, W, LA, WA and h
denote, respectively, spring length/width, actuation area length-
/width, and thickness of the suspended gate [156].
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(a) (b)
Figure 3.13: Demonstrates the 3D FEA of: (a) 4-terminals MEMS with single
fold spring; (b) 4-terminals with double fold spring MEMS.
in Fig. 3.13 (a-b). A lower pull-in voltage of (7v) can be obtained
with the double spring than that of single spring, as indicated in Fig.
3.13 (a-b). However, the indicated results demonstrate that 4-terminal
relays with double spring suffer from high residual stress which may
affect their functionality of operation. In general, it is observed that
4-terminal relays with double spring tend to bend out of plane as the
gate terminal approaches the body electrode.
Consequently, 4-terminal relays are more preferable for digital logic
implementations even with the expense of larger pull-in voltage, and
hence higher switching energy. Alternatively, Fig. 3.14 (a-b) shows our
findings of simulating MEMS including an anchor relay and 4-terminal
relay with opposite spring. This result emphasises that 4-terminal relay
necessitates higher actuation voltage. On the other hand, anchor relays
can be pulled-in with lower actuation voltage of (9v) and residual
stress. In this thesis, the MEMS in Fig. 3.12 is adopted through our
analysis in the next chapters. This is due to its higher recorded on/off
(a) (b)
Figure 3.14: Demonstrates the 3D FEA of: (a) anchor MEMS [17, 137]; (b)
4-terminals with opposite-spring MEMS.
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Figure 3.15: Shows the: (a) comparison of the pull-in voltage for three dif-
ferent gap distances obtained form 3D FEA and the analytical
model; (b) switching energy at Q=1 based FEA of g0=200nm and
A=450um2 as a function of (gd) and resonant frequency (w).
switching cycles without exhibiting any failure. Furthermore, lower
switching resistance of (Ron ≈1000Ω) are reported [156].
An extensive parametric sweep simulation is performed, in this
work, to estimate the range of electo-mechanical parameters for both
fabricated 450um2 [156] and scaled 45um2, and 4.5um2 relays respec-
tively, and thereby the energy-latency of MEMS can be optimised.
These parameters can be seen in Table 3.2.
In order to obtain a precise analytical formula for the pull-in voltage,
which is used later in Section 6.3, a sensitivity analysis coupled with
parametric sweep has been performed, as shown in Algorithm 3.3.
As a result, our analytical model for evaluating the pull-in voltage at
various gap sizes demonstrates a close fit to the one obtained from
FEA, as shown in Fig. 3.15. The following section describes how to
evaluate energy-latency trade-offs.
3.4.1 Structural stiffness
The structural stiffness of MEM/NEM relays subjected to an electrostatic
force is modelled using FEA. In this study, it is assumed that the MEMS
Algorithm 3.3 Pull-in analysis based FEA Parametric sweep.
Define: Spring width:=W, Spring length:=L, Actuation gap:=g.
Define: Constant: Actuation area(A), Gate thickness(h), Dimple gap:=gd.
Output: (Vpi)
1: Parametric sweep L = 5×10−6:10−6:5×10−5.
2: Set W=5×10−6.
3: Calculate∂Vpi∂g ,
∂Vpi
∂W ,
∂Vpi
∂L ,
∂Vpi
∂g (Sensitivity analysis)
4: Vpi ' 2
√
β×Lg3
ε0WA
; β = 3.87× 10−4.
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Figure 3.16: Shows the: (a) pull-in voltage for four different gap distance
obtained form full finite element model; (b) pull-in voltage as a
function of gap distance and beam stiffness.
exhibits a linear elastic deformation. To solve coupled problems with
complex geometry, the Arbitrary Lagrangian-Eulerian (ALE) method
was used by the COMSOL tool to obtain the equilibrium point between
electrostatic force and mechanical structure. This method diverges as
the MEMS/NEMS displacement approaches the pull-in point. This is
attributed to the fact that this is the last point where, behind it, the
MEMS collapses non-linearly. At this point, the electrostatic force is
equal to the spring restoring force. Having calculated the pull-in
voltage and corresponding displacement using the COMSOL tool, the
structural spring constant can be evaluated as:
Fele. |pullin= Fspring =⇒ k |structure=
V2pi ∂C(Z)
2Z ∂Z
. (3.20)
By using the above equation, Fig. 3.16(a-b) shows the evaluated
beam stiffness with the corresponding pull-in voltage for different
gap distances. It is clearly shown that the pull-in voltage is highly
dependent on the beam stiffness (k) and gap distance (gd). For a
simple analysis in this experiment, beam stiffness is measured by
sweeping the spring length and width, while (h) is kept as a constant
parameter.
3.4.2 Damping Analysis
Squeeze film damping is the most important damping component
on the dynamic behaviour of MEMS/NEMS, especially at low ambient
pressure [99]. Estimating the damping components of the MEMS/NEMS
is a necessity for accurate analysis, especially at nanoscale sizes. This
is attributed to the fact that the rarefied air in the gap dampen the
movements of the mechanical parts. Consequently, it significantly in-
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Figure 3.17: Impact of increasing structural damping coefficient on bouncing
and contact damping based on a 4-terminal MEMS, A=450um2,
g0=200nm, gd=40nm, stiffness=150N/m, mass=0.29×10−10kg.
fluences the switching time, mechanical quality factor, and impact
bounce of the contact. Generally, squeeze film damping consists of
viscous and electrical damping. Electrical damping due to air com-
pression is often regarded as unimportant, especially at nano-scale
geometry, and therefore it has been neglected in our analysis. Viscous
damping is modelled using Rayleigh damping with the COMOSL tool
as:
2ζnωn = αdM +βdKω
2
n , (3.21)
where αdM dampens low frequency responses and βdK dampens
high frequency responses, while ωn represents the natural frequency,
and ζ is the damping ratio (ζ = 12Q ).
For digital logic applications it is preferable to set Q =
√
mk
b factor
6 1, to avoid non-ideal switching effects such as a long settling time
and contact bouncing. The effect of changing the contact damping
coefficient (b) on MEMS contact damping is shown in Fig. 3.17. Intro-
ducing contact damping causes the bounce to fade away. Furthermore,
increasing the damping coefficient removes increasing amounts of
energy from the system, resulting in a corresponding reduction in
MEMS bouncing.
3.4.3 Natural and resonant frequency
The natural and resonant frequencies of NEMS/MEMS are modelled
by solving the 3D FEA models in the COMSOL tool with the frequency
response solver. The frequency when the system vibrates naturally
once it has been set into motion is called the natural frequency. The
calculated natural frequencies using COMSOL tool of the relays in [10],
[156], and [137] are equal to 1.2×106Hz, 146×106Hz, and 179×106Hz,
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Figure 3.18: Resonant frequency of 2-terminal MEMS.
respectively. These values of frequencies represent the maximum al-
lowable power gate switching as the MEMS will oscillate beyond these
frequencies, thereby causing an operation failure. For demonstration
purposes, Fig. 3.18 shows the displacement versus resonant frequen-
cies for the 2-spring MEMS. It is clearly shown that as the natural
frequency is approached, which is equal to 13×106Hz, the MEMS will
vibrate and bend out of plane. It should be noted that for coherent
analysis, these relays are simulated with comparable foot print size of
450µm2.
3.5 energy-latency analysis of mems
The results in Fig. 3.15(b) show the switching energy consumption of
MEMS by using 3D FEA as a function of the dimple gap (gd), and res-
onant frequency (w). As can be seen, increasing (gd) causes an almost
linear increase in switching energy at low (w). Alternatively, switching
energy increases exponentially with increasing resonant frequency (w)
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Figure 3.19: Illustrates that:(a) Tmech as a function of gap ratio and reso-
nant frequency obtained from 3D FEA at Q=1 and Vdd=Vpi;
(b) Tmech as a function of gap ratio and resonant frequency
obtained from 3D FEA at Vdd=2Vpi .
3.5 energy-latency analysis of mems 51
2
4
6
xr10−7
1.5
2
2.5
3
3.5
xr10−8
0
0.5
1
1.5
xr10−12
gdr
(m)
r1/Wrf(L/W)
Sw
itc
hi
ng
re
ne
rg
yr
(J
)
2
4
6
xr10−7 4
6
8
xr10−8
0
1
2
3
xr10−12
gd
(m
)r
1/Wrf(L/W)
Sw
itc
hi
ng
re
ne
rg
yr
(J
)
2
4
6
8
10
xr10−13
0.5
1
1.5
2
2.5
xr10−12
(a) (b)
Figure 3.20: Shows the: (a) switching energy based 3D FEA at Q=1, g0=50nm,
and A=450um2 as a function of gd and resonant frequency;
(b) switching energy based 3D FEA at Q=1, g0=100nm, and
A=450um2 as a function of gd and resonant frequency.
by sweeping the ratio of ( LW ), at high (gd). Fig. 3.19(a-b) shows the
simulation results of mechanical delay time as a function of gap ratio
(gdg0 ), resonant frequency (w), and quality factor (Q). One observation
which can be made is that Tmech is inversely proportional to (w), and
it is linearly proportional with the increase in (gdg0 ), which is consistent
with the theoretical predictive equation in the previous study [156].
These results clearly indicate the trade-off between switching energy
and mechanical delay time of MEM relays. As an example, it is found
that, at (gdg0 )=0.5, every ∼3.5× increase in switching energy can be
traded-off for a ∼6× reduction in MEMS delay.
Fig. 3.19(b) shows the impact of doubling the value of actuating volt-
age on the mechanical delay of the MEM relay. It is clearly shown that
increasing actuation voltage can significantly reduce the mechanical
delay time by a factor of ×20 compared to the normal-actuated MEMS
(i.e. Vdd=Vpi) when (
gd
g0
)=0.4. However, 3D FEA simulations show
that surface stress occurs, which might impact on the operation of
the MEMS after a certain number of on/off cycles. Furthermore, this
would exacerbate the stiction problem when the switch is required to
be pulled-out due to the softening of spring stiffness.
Scaling down of the actuation gap (g0) by factors of ×0.5, and ×0.25
can drastically improve the switching energy consumption of the
MEMS, as can be seen in Fig. 3.20 (a-b). These results are obtained
by performing an extensive 3D FEA coupled with parametric sweep
analysis using the COMSOL tool. As can be seen, the MEMS with
g0=50nm can achieve ∼8× and ∼3× reductions respectively in switch-
ing energy consumption compared to the MEMS with g0=200nm, and
g0=100nm. This comparison is obtained when
gd
g0
=0.5. With higher
ratios greater energy savings can be achieved as indicated in Figs.
3.6 implications of scaling on the energy-delay trade-off 52
0
0.5
1
1.5
xl10−5
0
20
40
60
80
0
0.5
1
1.5
2
Le
ng
thl
(m
)BeamlStiffness(N/m)
P
ul
l−i
nl
vo
lta
ge
(v
ol
t)
0 10
2030
4050
6070
80
2
3
xl10
−8
0
0.5
1
1.5
2
4
Bea
mlS
tiffne
ss(N
/m)
g0(m)
P
ul
l−i
nl
vo
lta
ge
(v
ol
t)
0.5
1
1.5
(a) (b)
g0=20nm
g0=40nm
Figure 3.21: Shows the: (a) pull-in voltage for two different gap distance
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Figure 3.22: Demonstrates the: (a) switching energy based 3D FEA at Q=1,
g0=40nm, and A=45um2 as a function of gd and resonant fre-
quency; (b) switching energy based 3D FEA at Q=1, g0=20nm,
and A=45um2 as a function of gd and resonant frequency.
3.20 and 3.15(b). However, this comes at the expense of increasing the
mechanical delay.
3.6 implications of scaling on the energy-delay trade-
off
Like CMOS, scaling down of MEMS parameters will lead to achieving
greater energy savings. A constant field scaling methodology, analo-
gous to the classic CMOS scaling, has recently been reported for the
MEM relay [37]. Although this methodology provides useful insights
into the benefits of MEMS scaling, however, it may not yield an opti-
mal MEM relay design. Therefore, a 1-DOF optimization based on a
variable scaling factors methodology has been proposed in previous
work [82]. However, single DOF analysis can lead to an inaccurate
outcome. As a result, 3D FEA coupled with the sweeping of scaled pa-
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Figure 3.23: Tmech as a function of gap ratio and resonant frequency ob-
tained from 3D FEA at Q=1.
rameters has been performed in the COMSOL tool. In our experiment,
it is postulated that area (A), gate thickness (h), actuation gap (g0)
can be scaled by factors of ×0.1, ×0.5, and ×0.2 respectively. Other
parameters such as gd, spring width (W), and spring length (L) are
kept variable by sweeping ( LW ). Ultimately, some parameters will ap-
proach a lower limit and it may not be be possible to scale them down
as readily as other parameters. For instance, g0 is limited by nano-gap
formation technology, while gate thickness (h) will be set by process
technology constraints.
Fig. 3.21(a-b) shows the pull-in voltage of the scaled MEM relay as
a function of spring stiffness and length. These results demonstrate a
significant reduction in pull-in voltage which in turn leads to drastic
reductions in the switching energy of the MEMS as can be seen in
Fig. 3.22. Furthermore, these results clearly indicate a better trade-off
between switching energy and mechanical delay time compared to
that of the fabricated MEMS (A=450um2). As an example, it is found
that, at (gdg0 )=0.5, every ∼5× increase in switching energy can be traded-
off for a ∼2× reduction in the MEMS delay, as can be seen in Figs.
3.22(a) and 3.23.
Aggressive scaling in MEMS parameters will result in drastic im-
provements in terms of pull-in voltage, switching energy, and me-
chanical delay time. Consequently, in this experiment the actuation
gap (g0), gate area (A), and gate thickness (h) are scaled further by
factors of ×0.5, ×0.1, and ×0.5 respectively. Fig. 3.24 illustrates that, in
principle, NEMS can operate at a pull-in voltage approaching 0.1V. As
a result, significant improvements in switching energy can be achieved
as indicated in Fig.3.25, and hence the minimum switching energy
consumption at this technology node can be approached (0.1aJ).
3.7 switch model simulator based on (fea)
Fig. 3.26 shows the hierarchical structure of our proposed switch
model simulator which is based on the lumped MEMS/NEMS param-
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Q=1 and A=4.5um2.
eters. Lumped electrical parameters are either based on the fabricated
MEMS (A=450 um2) or predicted NEMS [156]. Alternatively, lumped
mechanical parameters are evaluated by using 3D FEA, which is per-
formed in the COMSOL multiphysics tool. As can be seen, at each gate
voltage (Vg) step, the Fele and Fvdw are evaluated by the simulator.
As a result, the corresponding displacement (Z) of the gate terminal
is generated and used as feedback of a new input to the design. This
process is iterated until the dimple touches the drain-source terminal.
This simulator is characterized by the ease of simulation of various
technology sizes by performing sensitivity analysis coupled with the
parametric sweep. This can be achieved by using the equation in
Algorithm 3.3 to evaluate the accurate spring constant at any given
ratio of ( LW ). Other mechanical parameters such as effective mass and
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damping coefficient can be evaluated by using the same methodology
within the COMSOL tool[55].
3.8 conclusion
Scaling of CMOS has arrived at a point at which any further reduction
in the threshold voltage of integrated circuits comes at the expense
of higher power consumption. Furthermore, the supply voltage of
the smaller node technology is not expected to be scaled less than
the limit set by kTq . Thus, an alternative device with a less energy-
hungry and steeper sub-threshold regime like a MEMS/NEMS is
necessary to be implemented in integrated circuits. MEMS/NEMS
models are crucial to EDA design. However, the standard MEMS/NEMS
model suffers from convergence problem and long execution time.
This paper proposes a new simplified MEMS/NEMS model that can be
used for large scale circuit simulation with insignificant error. The
proposed model is evaluated with a variety of benchmark circuits
and results show it can be adopted for simulating VLSI circuits with
less than 6 % error rate. The proposed model can be integrated in
the existing EDAs and can be used for simulating and designing
of MEMS/NEMS-based VLSI circuits with better scalability and less
execution time than the standard model. As we have demonstrated
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in the experiments, the proposed approach could handle circuits
comprised of 192 MEMS relays, while the standard model could not
converge on circuits containing more than 22 MEMS.
This chapter also explores the modelling, designing, and optimizing
of various MEMS/NEMS relays using 3D FEA exercised by the COMSOL
multiphysics simulation tool. Furthermore, a 3D FEA-based MEMS
simulator has been proposed to verify the accurate evaluation of
mechanical parameters. A parametric sweep analysis is used to derive
an analytical formula for beam stiffness which can be utilized to
simulate various sizes of MEMS by only multiplying these parameters
by a certain scaling factor.
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M E M S - B A S E D P O W E R G AT I N G O F
A S Y N C H R O N O U S M I C R O P I P E L I N E S F O R U LT R A
L O W E N E R G Y D R I V E N C O M P U T I N G
Chapter 3 presented the design, optimization, and scaling of MEM
relay using 3D FEA performed by COMSOL multiphysics simulation
tool. It was shown that scaling of MEMS parameters can significantly
reduce actuation voltage, and hence switching energy will be min-
imised. Power reduction is a key design objective for embedded de-
vices to extend battery life and is one of the major aims of this chapter.
The impact of data rate and design complexity on MEMS-based power
gating of asynchronous micropipeline was examined. Furthermore, the
effectiveness of the proposed design is demonstrated and compared
with that of previous approaches.
4.1 introduction and motivation
Ultra-low-power digital circuit design has become a key challenge
given the growth in demand for devices that consume the minimum
energy possible, energy-constrained, with less emphasise on circuit
performance. These devices including active radio-frequency identifi-
cations (RFIDs), implantable medical devices, and autonomous sensors
for the Internet of Things (IOTs) [117]. Traditionally, the scaling down of
supply voltage has been used to reduce the dynamic energy quadrati-
cally [59]. However, operating at low voltage introduces a significant
increase in propagation delay, which in turn leads to longer task com-
pletion time resulting in significant increases in leakage energy. This is
even exacerbated as the technology node is scaled down further past
the 90nm transistor size. Furthermore, the eventuating delays increase
a circuit’s sensitivity to process-voltage-temperature (PVT) variations,
causing difficulty in balancing clock trees and performing timing
closures in VLSI synchronous circuits. Since the target applications
in this chapter generally demand non-abrupt on/off activities of the
exercised workloads, the idle time between operations is non-trivial
which in turn leads to more energy consumption.
To alleviate idle energy consumption, power gating techniques [140]
as well as body biasing approaches [35] were used in both asyn-
chronous and synchronous circuit designs. Of the two methods, power
gating has been demonstrated to be an effective technique to miti-
gate leakage power consumption during the idle period. Typically,
sleep transistors are inserted between the main power supply rail
and combinational circuit (CC). However, these transistors themselves
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contribute high leakage current making the reduction in idle energy
of energy-constrained applications more challenging. In most syn-
chronous designs, switching circuits off during idle periods is usually
performed by adopting shut-off instructions within the program code.
Therefore, it is difficult to employ this approach with circuit systems
which operate without using instructions.
Although literature reviews have indicated that a recent proposed
approach that performs power gating during active computation time
within the sub-clock cycle [108], the synchronous circuits will still re-
quire proper timing analysis. It is essential to ensure that the hold and
set-up time conditions are satisfied during circuit switching on/off. In
asynchronous circuit designs, however, local handshake protocols may
be used as control signals to power gate during the idle period, as
these control signals specify when the circuit starts and ends computa-
tion. A plethora of research has been conducted to investigate power
gating in asynchronous designs such as: in [102] the request signals
of a four-phase bundle data are utilized as a control signal to power
on/off the idle circuits in each stage of a micropipeline. A further
improvement has been proposed to power gate both the combinational
circuit CC block and latches within each stage of the pipeline [86]. The
latter approach proposes monitoring the states of the adjacent blocks,
and thereby shutting them off when required. Traditionally, depend-
ing on how the delay line (DL) block is implemented in asynchronous
designs, this can be a major source of a significant amount of leakage
current. Therefore in the present work, zero-leakage MEMS-based de-
vices are employed to power gate each combinational circuit (CC) block
as well as the delay line (DL) block (i.e. MEMS provides free mechani-
cal delay time) in micropipeline stages. Furthermore, the conditions
where MEMS-based power gating circuitry can achieve greater energy
savings than sleep transistor counterparts are investigated, including
questions of design architecture, and behaviour of operation.
Most of the work in the literature of the asynchronous power gating
concentrates only on savings in leakage energy without counting the
amount of energy overhead caused by the power switch circuitry on
the overall energy consumption [86, 102]. In this chapter, therefore,
the total dynamic and leakage energy consumed by the power gated
circuit (i.e. CC and DL blocks) as well as the energy dissipated by the
power gating circuitry have been evaluated and analysed. Furthermore,
this work addresses the limitations and drawbacks of the previous
work utilizing MEMS relays for energy-constrained implementations.
Since these studies are either based on theoretical demonstrations
[47, 64] or showing a lack of the model developed and simulation
environment utilized [62]. Therefore, a novel work based on FEA is
presented to target applications which exhibit low duty cycles as well
as bursty computation workloads. It should be noted that, depending
on the data rate (target throughput) and design architecture, there
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Figure 4.1: A conventional asynchronous-logic 4 phase bundle data mi-
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can be decreasing or increasing in the total energy consumed by
the power gated circuits compared to cases with no power gating
approach. This work investigates the extent at which power gating
in the asynchronous micropipeline based MEM/NEM switches can
be beneficial at different data rates and level of design architecture
complexity.
4.2 asynchronous pipeline stage
The asynchronous micropipeline, as shown in Fig. 4.1, provides an
event-driven circuit style utilizing localized handshaking signals to
transfer data through the pipeline sequentially from one stage to
another [159]. When the input data is ready to be sent, a request signal
req_in will be generated resulting in enabling latches to capture the
input data through EN1 and to raise the output request signal req_1.
Consequently, the previous stage waits for an acknowledgement signal
from the next stage, which is asserted once the data is computed and
ready to be stored into the latches. While the latched data in the
previous stage is being processed by the combinational circuits, the
request signal req_1 is also passing through a matched delay element.
The delay of the DL block is estimated to be not less than the worse
case delay of the combinational circuits. This is to guarantee that
correct data values are captured by the latches.
4.3 power gating in asynchronous micropipeline
4.3.1 Conventional power gating in asynchronous micropipeline
The req_1 signal, as shown in Fig. 4.2 (a), is used as a sleep control sig-
nal to turn-off the CC block during its idle state, or to turn it on during
its active period. This will lead to the use of so called "just-in-time"
computation. Consequently, leakage current can be reduced during
the inactive period, as illustrated by Toff in the timing diagram shown
in Fig. 4.2 (b). When the data is asserted, the request signal req_1 is
raised to high and passed simultaneously to both sleep transistors and
the DL block as a turn-on signal. This leads to powering the CC block,
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Figure 4.2: Shows the: (a) power-gated asynchronous micropipeline [102]; (b)
timing diagram of the conventional power-gated micropipeline
stage.
and thereby the incoming data is accepted from the data bus during
Ton. The time required for the CC block to compute the incoming
data and give stable output values is denoted as Teval. As req_1 is
passed through the DL block, the handshaking controller 2 (H/S2 Ctr2)
generates the enable signal EN2 for the latches and Ack_1, which is
transmitted back to the handshaking controller 1 (H/S1 Ctrl). Con-
sequently, handshaking controller 1 (H/S1 Ctrl) de-asserts the req_1
signal once the Ack_1 signal is received, and thereby shuts-off the CC
block. It is reported that a reduction of about 70% in the leakage en-
ergy dissipation can be achieved by utilizing this approach compared
to one without a power gating technique [102]. It should be noted that
this study only evaluated leakage energy reduction without taking
into account the expense in energy overhead caused by the effect of
the power gating circuitry on the total energy dissipation. As a result,
this approach can only be energy-efficient when the energy saved
is much greater than the energy consumed in switching the power
switch network (PSN) on and off.
4.3.2 Power gating in the asynchronous micropipeline based on adjacent-
state monitoring
In this approach, further improvements can be achieved by power
gating both the CC blocks and the latches. Based on monitoring the
status of adjacent stages, the middle block can be accordingly either
switched on or off, as can be seen in Fig. 4.3 (b). For example, the
power transistor of the CC1 block is controlled by monitoring the status
of latches 1 and latches 2 of the adjacent stages of the micropipeline,
and thereby the CC1 block can only be turned-off when both latches 1
and latches 2 are off and closed. To that end, the power transistor of
latches 2 is controlled by employing logic OR on the on/off status of
the CC1 block and the CC2 block in the next stage of the micropipeline.
As a result, the idle time of the CC block is slightly reduced compared
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with that in the previous approach [102], as can be seen in Fig. 4.3
(a). However, increasing the on-state time even when there is no
computation results in high leakage energy consumption. Therefore,
this approach can only be more energy-efficient than previous work
[102] when the energy savings by power gating the latches are greater
than the summation of increased leakage energy in the CC block and
the energy overhead of complex power gating circuitry.
4.3.3 Power gating in the asynchronous micropipeline by controlling the
status of delay line blocks
Typically, power gating can only be an efficient approach when the
duration of the idle state is long enough to outweigh the increased
energy overhead due to recharging the CC block as well as the power
gating circuitry. In previous work, the delay line (DL) blocks (which are
typically large) still consume a significant amount of energy even when
the CC block is in the idle state. This approach, therefore, proposes
to power gate both of the CC and DL blocks [121]. Consequently, the
DL block of each micropipeline stage is added to the corresponding
power domain, as shown in Fig. 4.4 (a). Simulation results showed
that the DL block consumes a significant amount of energy ranging
from 12% to 5% of the total energy at 1 to 200 KHz respectively [121].
4.3.4 Proposed MEMS-based power gating in asynchronous micropipeline
Further improvements to the previous paradigm can be achieved
by employing MEMS/NEMS to power gate both the DL as well as CC
blocks, as can be seen in Fig. 4.4 (b). The following two benefits can
be observed by adopting MEMS/NEMS. Firstly, unlike sleep transistors,
MEMS/NEMS switches exhibit zero leakage current. To avoid any per-
formance degradation, especially in ultra low power applications, the
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width of sleep transistors has to be made larger, which in turn leads
to significantly greater leakage current. Finally, fewer MEMS/NEMS
than CMOS counterparts are required in both the DL block as well
as the PSN, due to its lower Ron than the sleep transistor counterpart.
When req_1 is de-asserted, the DL block will be floating due to the
disconnectivity period caused by the long Tmech delay to turn-on
the other MEMS/NEMS in the buffer circuit. Therefore, employing
the AND gate, as can be seen in Fig. 4.4 (b), is essential to ensure
that the output of the DL block is always driven by either logic low
or logic high and that it is never floating. Using FEA, Tmech of the
MEMS/NEMS in the DL block can be carefully tuned to be higher than
the summation of the Tmech of the MEMS/NEMS in the PSN and the
worst case computation delay time of the CC block. The next section
describes in detail how to hide the overhead of mechanical delay time
in the asynchronous micropipeline.
4.4 on-chip charge pump for mems implementations
An on-chip charge pump (CP) is required to switch on/off the current
existing technology of the MEMS (A=450 µm2). This is attributed to
its high switching voltage, as shown in Table 3.2. Typically, charge
pumps are used in integrated circuits (ICs) devoted to special kinds
of applications, including non-volatile memories, RF antenna switch
controllers, operational amplifiers, and piezoelectric actuators. Adding
a charge pump, however, incurs the design with an extra energy,
latency, and area overhead. In this work, the traditional dc-dc converter
has been optimised to meet the requirement of the pull-in voltage for
the existing technology of MEMS. The design parameters involved in
the simulation of CP are as follow: Vdd=1.2V, Vout = 6V , f=40 MHz,
α =0.1, IL=10−15A, and hence current consumption of the MEMS
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has been proven to be in the range of 10−15A [38]. Consequently, the
charge pump capacitance can be calculated as follows [123]:
C =
Nopt T IL
(N+ 1) Vdd − Vout
. (4.1)
Fig. 4.5 illustrates the optimized number of stages, for the given
design parameters, versus area and current consumption. The number
of stages which are required to deliver the pull-in voltage, by adopt-
ing the methodology presented in [123], has been calculated to be
approximately of 6 as can be seen in Fig. 4.6.
Due to the hysteresis behaviour characteristic of pull in phenomena
[156], once the MEM relay is switched on a lower voltage level is
required to keep it in the on state. This hysteresis window depends on
the device parameters. Consequently, an adaptive charge pump that
changes its number of stages when the output voltage approaches a
1 2
FB1
F1
FB1
F1
6
FB1
Cgb
Vdd
5f F
5f F5f F5f F
5f F
1. 3
2. 5
3. 7
4. 8
6. 0
7. 2
0. 0 . 8 1. 6 2. 4 3. 2 4.
Vo
ut
 (v
)
Time (us)
(b)(a) (b)
Figure 4.6: Illustrates the: (a) schematic circuit of the simulated charge pump;
(b) simulated output voltage with respect to time for N=6 stages
and ϕ = 40 MHz.
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certain level could be advantageous for a more energy-efficient design
[124].
Adaptive charge pump has recently been proposed for MEMS-based
implementation to reduce the power consumption By self-adjusting
of the pulse amplitude voltage [23]. However, this method can lead
to incur the design with complex hardware, and thereby increasing
circuit area and energy overhead.
Previous work has investigated the energy-latency overhead caused
by adopting the MEMS without taking into account the on-chip charge
pump impacts on the model [137]. Consequently, for a more accurate
analysis, this study addresses this issue as can be seen in Fig. 4.7.
Adopting a charge pump increases the delay overhead by (0.5 µs),
while it has a slight impact on the energy overhead (0.5 pJ).
4.5 evaluation setup
To validate the proposed approach as well as to find the condi-
tions at which power gating in asynchronous micropipelines using
MEM/NEM power switches becomes beneficial, 8- and 32-tap FIR
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filters were designed. These FIR filters are implemented using 90nm
CMOS technology node, as shown in Fig. 4.8. They consist of two
combinational blocks including an accumulator and multiplier. Each
combinational block is powered by its own power domain, so that
the multiplier is powered by power domain1 (VddPD1) while the
accumulator is powered by power domain2 (VddPD2). These two
power domains are powered by the main power supply voltage (Vdd)
through an array of power switch networks (PSN) including S1 and
S2, as indicated in Fig. 4.8. The delay line (DL) blocks in each stage
of the micropipeline are connected now with the power domain of
the corresponding combinational circuit (CC) block. The acknowledge-
ment signal ack_out is only generated when the controller receives
a request signal req_in and performs N handshake cycles with the
micropipeline. Consequently, when the req_0 signal is placed high the
switch array S1 will turn on, thereby connecting the supply voltage
Vdd to power domain1 (VddPD1). This leads to powering up the mul-
tiplier and its corresponding delay line (DL) block. One branch of the
req_0 signal bypasses the delay line (DL) block and will be ANDed
with its delayed signal, resulting in generating the signal to be passed
into handshaking controller1 (H/S Ctrl). The power domain1 can be
powered down when the req_0 signal is de-asserted, and this leads to
placing one input of the AND gate in the floating state. However, the
output logic of the AND gate will be set at logic low by req_0.
The flowchart of our evaluation process is presented in Fig. 4.9.
Firstly, MEMS switch has been modelled and designed using 3D FEA
performed by COMSOL multiphysics tool. Pre-defined specifications
including dimension, geometric shape, material, and actuation type
are used as an input to the COMSOL. As a result, the evaluation of
the mechanical and electrical lumped parameters can be then obtained
by performing frequency, transient, and parametric sweep analysis. It
is worth mentioning that, in our work, modelling contact resistance
of MEMS is based on the previous fabricated results [156], since it
is only possible to model the contact resistance of the MEMS/NEMS
under applying mechanical force, as described in [55]. From the other
side, VHDL code is written for 32-tap FIR filter which consists of two
combinational blocks 32-bit adder and 32-bit multiplier, as can be seen
in Fig. 4.8. Using Synopsys simulator the area, dynamic and static
energy has been optimized. Finally, the combined MEMS/CMOS can
be simulated using the Cadence simulation tool.
4.6 results
Our approach was evaluated and compared with various set-ups in
previous work [102] [121]. All these set-ups are powered by supply
voltage with Vdd=0.6V. The number of PMOS sleep transistors used
in the PSN are S1=20 with width=4um, and S2=15 with width=4um.
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Table 4.1: Total energy per computation for various asynchronous power
gating configurations
Data
rate
(KHz)
No PG With PG in [102]
Total
Leakage
(pJ)
Total energy
(pJ)
Total energy
(pJ)
Saving
(%)
1 1351 2812 1940 31.0
10 134.3 283 217 24.9
100 12.90 41.0 33.0 18.14
400 3.277 19.8 20.6 -2.95
800 1.678 17.0 17.7 -7.56
1000 1.301 16.0 17.35 -8.40
Although MEMS relays have low Ron and their Vgs is independent
of Ids, compared with sleep transistors, it is assumed in our analysis
to double the required number of MEMS in the PSN. As a result,
the number of adopted MEMS in the PSN are S1=10, and S2=8. This
conservative assumption is made due to the fact that Ron of MEMS
will become higher after a number of on/off cycles and the unrevealed
maximum current that MEMS can handle. The energy characteristics
of the 8-tap FIR filer were evaluated by applying 6 sample points at the
input. Consequently, the total energy dissipation was evaluated and
energy per computation was recorded. Furthermore, the total leakage
energy (i.e. caused by DL, and CC) of each set-up as well as the overall
energy overhead of the proposed approach caused by adding MEMS
relays and the charge pumps were evaluated. It should be noted that
this filter only works for a range of data rates (Hz) which
Table 4.1 (continued): Total energy per computation for various asynchronous
power gating configurations.
Data
rate
(KHz)
With PG in [121] Proposed PG
Total energy
(pJ)
Saving
(%)
Energy
(overhead)
(pJ)
Total energy
(pJ)
1 1601.9 43.0 3171 4640
10 172.6 39.0 336 464.9
100 30.9 24.0 52.5 81.70
400 18.6 7.0 28.8 45.90
800 16.8 -2.43 24.9 40.60
1000 16.5 -3.12 24.1 39.60
4.6 results 69
103 104 105 106
101
102
103
DataWrateW(Hz)
E
ne
rg
y/
co
m
pu
ta
tio
nW
(p
J)
Without−PG
With−PGW
With−PGWWW
MEMS−PG
[102]
[121]
Figure 4.10: Shows the total energy consumption per computation for a
various date rate with different power gating configurations
must not exceed the natural throughput of the filter at Vdd=0.6V.
Table 4.1 shows the simulation results of the filter exercising at data
rate with pulse width 50% (duty ratio (D)=0.5).
It can be deduced from these results that decreasing the data rate
from 1MHz to 1KHz will result in an increase in the dissipated en-
ergy per computation of the four presented set-ups, as can be seen
in Fig. 4.10. This is attributed to the fact that leakage energy in the
circuit increases as the time required to complete a single computa-
tion increases, leading to a longer circuit idle time. Although MEMS
relays exhibit zero leakage current, decreasing the data rate (i.e, with
longer computation time) will lead to a significant increase in the
energy consumption, as indicated in Fig. 4.10. This is attributed to the
fact that increasing the switching energy of the MEMS-based power
gating circuitry due to the long computation time will outweigh its
leakage energy reduction benefits. It can be seen from Table 4.1 that
large leakage energy can be significantly mitigated by power gating
using sleep transistors. Conversely, our findings show that MEMS
power switches may not be a perfect candidate to power gate in a sim-
ilar fashion to CMOS sleep transistors. Therefore, three observations
can be made from the results obtained in Table 4.1. Firstly, MEMS
prefers a longer idle time to outweigh the high energy consumption
of its power gating circuitry. Secondly, MEMS-based power gating cir-
cuitry prefers a bursty nature of operation (i.e, with short Ton). Lastly,
in order to achieve greater energy savings, unlike sleep transistors,
MEMS-based power gating circuitry favours the power gating of a
complex CC block. This is due to the fact that driving a big capaci-
tance load necessitates sleep transistors with a larger width, and hence
leakage current significantly increases. Therefore, MEMS can achieve
greater energy improvements compared with sleep transistors when
the design architecture becomes complex and big.
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Figure 4.11: Shows the total energy consumption per computation for a
various date rate with different power gating configurations at
D=0.01.
Fig. 4.11 shows the simulation results of an 8-tap FIR filter perform-
ing at various data rates with pulse width of 1% (duty ratio (D)=0.01).
These results indicate that significant improvements in the MEMS-
based power gating paradigm can be achieved by reducing the duty
ratio. Furthermore, the graph indicates that the MEMS-based power
gating design intersects with the design Without-PG and With-PG
[102] at about 92KHz and 40KHz, respectively. This means that beyond
this points, further increases in the data rate (Hz) will result in nega-
tive savings since the energy consumed by the MEMS-based power
gating circuitry will be greater than the savings gained by eliminating
the FIR filter’s leakage current. It is clearly shown that, even with
the low duty cycle greater energy savings are still achieved by [121]
compared to our proposed design.
Table 4.2 and Fig.4.12 show the total energy consumption of the
32-tap FIR filter implemented at various power gating set-ups and
data rates. All these set-ups are powered by supply voltages with
Vdd=1V. The number of PMOS sleep transistors used in the PSN are
S1=30 with width=8um, and S2=20 with width=8um. The total energy
consumption caused by the DL and CC of each set-up as well as the
overall energy overhead of the proposed approach caused by adding
MEMS relays and the charge pumps were evaluated. These results
indicate that at low data rate our approach can achieve greater energy
savings about 69% compared with the one without-PG and 29.5%
with-PG [121]. This can be attributed to the significant increase of the
leakage energy in the DL, and CC blocks. It is evaluated that the leakage
energy dissipation of DL blocks equal to 0.68nJ at data rate about
1KHz. However, increasing data rate will lead to increase switching
energy of the MEMS-based power gating which outweighs its leakage
power reduction benefit. Therefore, our proposed approach achieve
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Table 4.2: Total energy consumption for 32-tap FIR filter at various asyn-
chronous power gating configurations
Data
rate
(KHz)
No PG With PG in [121] Proposed PG
Total
energy
(nJ)
Total energy
(nJ)
Saving
(%)
Total energy
(nJ)
Saving
(%)
1 6.778 4.10 39.5 2.10 69.0
10 0.80 0.49 38.0 0.30 62.5
100 0.60 0.41 31.0 0.31 48.3
400 0.45 0.38 15.0 0.315 30.0
800 0.389 0.35 10.2 0.32 17.7
1000 0.34 0.345 -1.4 0.32 5.80
10000 0.3 0.38 -26.0 0.45 -50.0
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Figure 4.12: Shows the total energy consumption for 32-tap FIR filter at
various date rate and different power gating configurations.
a negative energy savings when the data rate approaches 10MHz, as
can be seen in Fig.4.12.
4.7 zero delay ripple turn on (zdrto)
This section proposes a zero delay ripple turn on (ZDRTO) power
gating control technique to hide Tmech latency of the hybrid MEMS-
based and CMOS-based power gating in asynchronous micropipeline.
This approach postulates that the Tmech latency of the downstream
micropipeline stages, which is power-gated by MEMS, can be con-
cealed by the computation delay time of the upstream stages, which
is power-gated by sleep transistors. In synchronous designs, upon
system wake-up, computation can only start after stabilisation of the
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input voltage so that timing requirements are met. In the asynchronous
micropipeline, on the other hand, ZDRTO kick-starts processing just as
the system is waking up [122]. This enables the micropipeline to be
shut-off when idle and to wake-up efficiently to process data without
incorporating the Tmech overhead. As a result, employing MEMS-
based power switch with ZDRTO in the asynchronous micropipeline
can be an attractive approach for power-cycling the baseband proces-
sor which can be idle for milliseconds when waiting for correlated
data from modules near the fronted [160].
Fig. 4.13 shows the power gating scheme of a 128-bit Advanced
Encryption Standard (AES) asynchronous micropipeline based on
mixed NEMS/PMOS power switches. In the present work, AES is
chosen because of its wide data path, complexity, and low duty cycle.
Since encryption engine are typically inactive for long periods of
time. Typically, the AES round operation consists of four operations
including add round key (AK), shift rows (SR), byte substitute (BS),
and mix column (MC), as can be seen in Fig. 4.13. It is postulated that
the small combinational blocks, add round key and shift rows, can
be executing at low frequency to hide the mechanical delay time of
the complex blocks, byte substitute and mix column, which preferably
execute at high frequency. This necessitates the development of a tool
to automatically cluster the micropipeline stages as well as to choose
the best power gating techniques for each cluster by determining the
static power requirements and maximum allowable wake-up time.
This postulation is left for future investigation.
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4.8 conclusion
This chapter has presented an investigation into power gating tech-
niques implemented on asynchronous micropipelines. This study
demonstrated the threshold at which these techniques can achieve
greater energy savings in relation to the design architecture and data
rate of the input. Our proposed paradigm offers 69% energy improve-
ments at a data rate about 1KHz compared to 39% in the previous
paradigm.
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M E M S - B A S E D P O W E R D E L I V E RY C O N T R O L F O R
B U R S T Y A P P L I C AT I O N S
5.1 introduction
The proliferation of digital VLSI devices has generally been associated
with the development of high throughput microprocessors, owning
mainly to progress in technology scaling over the last four decades.
In recent years, however, the growth of portable battery-operated
computing such as with cellphones, PDAs, wireless sensor networks,
baseband processors and biomedical implants has become overwhelm-
ingly popular in the VLSI market. These devices either operate at
regular medium frequency (several hundreds of MHz) or in bursty
usage patterns. Therefore, increasing leakage power in these gadgets
due to a low duty cycle is a major challenge. This is attributed to the
constraints of small batteries and energy harvesting systems as well
as difficulties in replacing batteries.
Let us postulate a computing system like a biological system as an
example of an energy-efficient portable gadget architecture, as illus-
trate in Fig. 5.1. Such systems typically have two types of operation:
regular and bursty. Regular activities happen most of the time, and
are intended to serve the needs of the entire system, and are deter-
mined by the dynamics of the system and the overall structure. Bursty
activities are usually not those that are regularly initiated by normal
periodic cycles, but rather are triggered by or in response with the
demand to interact with external changes or conditions [9].
A battery-operated system, like biological systems, spends a non-
trivial proportion of time in standby mode and then shifts into a
regular or bursty active mode. As a result, leakage current can dras-
tically lower battery lifetime. To that end, this work proposes a new
paradigm to drastically reduce leakage current in idle periods while
utilizing the dynamic voltage scaling (DVS) in the bursty/regular ac-
tive mode. This paradigm has been adopted due to the fact that, in
highly energy-constrained applications, voltage scaling and power
gating are not two independent knobs [8].
Designing an efficient power delivery network (PDN) in a system-
on-chip (SoC) that supports DVS is a challenging task. This is because
the PDN must deliver power at appropriate voltage levels to different
function blocks while incurring the minimum power loss when the
voltage level of an function block (FB) is changed. Furthermore, this
PDN must switch off the power completely when an FB is in the idle
state. To that end, a PDN which incorporates an on-chip power grid,
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Figure 5.1: Proposed portable system architecture [9].
power conversion network, and MEMS power switch layer is proposed
in this work. The major contributions of this chapter are to:
1. Propose an efficient power delivery network architecture to
support applications with low-throughput, extremely energy-
constrained, and bursty/regular operational patterns.
2. Develop a mathematical analysis that describes the impact of
MEMS/NEMS and CMOS on the power consumption and supply
voltage for given target throughputs.
5.2 background
5.2.0.1 Relay-Based Power-Gating
Despite its high mechanical delay time compared to other switches,
the thermal actuated relay has recently been proposed for the power
gating of throughput-aware applications [62]. Such applications in-
clude wireless sensor networks and biomedical implants. It has been
shown that, for low throughput, the MEMS favour a complex and fast
circuit architecture and leakage power is always zero. However, the
results illustrated in this work are basically theoretical and no full
explanation is provided of the model developed, the benchmark cir-
cuit, and the simulation environment utilized [151]. Other previous
work has proposed a thermal switch with dimensions of 0.5 µm × 0.5
µm for power gating the baseband processor circuitry of a cell phone
[138]. Consequently, the battery lifetime effectiveness was significantly
increased by 50 % more than adopting the sleep transistor technique.
To overcome the drawbacks of thermal actuated switches, including
high mechanical delay time and hot-spot production in the electronic
circuit,[62] was adapted for an electrostatic MEM/NEM relay in power-
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gating of highly scalable periodic and event-driven processing [63].
The results showed that a MEMS-gated processor is ideal for applica-
tions with more than 100 ms standby time. However, analytical results
showed that the MEM relay can achieve greater energy reduction bene-
fits than the CMOS for idle periods of Toff > 10µs [47].
5.2.0.2 Transistor Based Power-Gating
Power gating is one of the most effective techniques to combat leakage
current. This technique is implemented by adding sleep transistors
either between the power source or ground network and the stacked
logic gates. However, these sleep transistors themselves leak, which
means that leakage current is mitigated but not totally eliminated. Fur-
thermore, sleep transistors cause a performance penalty. Consequently,
adopting power gating in ultra-low voltage applications may lead to
inoperable circuits as the CMOS approaches its fundamental limits.
Basically, a wider transistor causes high leakage (low Ron), while
a smaller transistor degrades performance (high Ron). Therefore, a
trade-off exists between area, leakage and performance.
5.3 proposed architecture of computer systems
Biological systems usually have two kinds of operational behaviours,
regular and bursty, and manage to regulate their mode of operation
in robust and an energy-efficient way, which also maintains natural
propensity for survival [171]. Regular activities occur most of the time,
and are intended to serve the needs of the entire system. Bursty activi-
ties are not usually those constantly initiated by normal periodic cycles
of the system, but rather in response to the demand of interaction with
external changes or conditions. In the present study, it is postulated
to build a computer system in a similar fashion of biological systems,
such that all fast processing has to be built in specialised (periphery)
units whose operation is bursty and slow processing has to be done in
a constantly active part whose operation is regular. Thus, let’s shift to
the world of computer systems, and attempt to consider them as sys-
tems which we would like to lead balanced life and harmonious, and
execute their operations in such a way that they can both (i) fulfil their
own demands of remaining alive and functioning efficiently (regular
activities), and (ii) fulfil the demands of their environment and/or
user which pilots them with specific operation (bursty activities) [171].
As the first example, lets examine the functionality of a simple
microprocessor. It is clear that the major instruction processing control
has to be constantly active if its primary goal is to sustain life in all
sections of the system at any time. But does it have to be executing the
instruction control very fast? well, it should be fast if these instructions
are driven by the demands of the environment and/or users. But if
our presumption is that only bursty activities can be running fast, then
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the environment and/or users should be bursty, and hence instruction
processing control is not regular activities. In our proposed approach,
where we should to be naturalistic about robustness and resource
efficiency, we can assume that the entire system cannot have both
regular operation and performing high rate activities [171].
A many-core multiprocessor system can be considered as our second
example. In such a system, the responsibility of the regular activity
organ allots presumably to the communication infrastructure and
power distribution, which should always be empowered and prepared
for action, while switching the cores on and off is depending on the
demands generating from the application tasks. Conversely, creating
the interconnect fabric slow is not permanently possible, and actually
where we must to strive for throughput we have to empowered it for
fast operation [171]. So, how the conflict between regularity and high
speed can be resolved? well, some sacrifices should be made. To that
end, a prominent amount of redundancy in the interconnect should be
added, either to generate ’cold spare’, which can be replaced when the
hot sections fail, or have a dynamic reconfiguration system in which
the artificial ”quasi-burstiness” is introduced, thereby fast executing
organs are given time to rest. This for instance could be achieved by
certain time or space division demultiplexing [171].
A schematic depiction of the idea of an activity, regular and bursty,
balanced system between regularly gating core and bursty pulsing
peripheral core is shown in Fig. 5.1. It presents a general scenario in
which two kinds of power supply are used, one adiabatic and the
other standard with stable level of voltage (Vdd). This enables support
of the performing of tasks that occur in different classes [171].
Regular tasks/assignments specify the ”functional face” of the en-
tire proposed system in terms of energy, reliability, and performance.
They are framing the dynamics of the system corresponding to its
main structural characteristics. Regular tasks can be categorized based
on the level of granularity of periodicity into two types. Firstly, which
is refereed to as ”high-frequency regular assignments”, and are pos-
tulated to be performed at the guaranteed level of timing and per-
formance, and hence are regulated by clock while power level is
constantly remained stable. Different approaches including voltage
scaling can be implemented in this class to switch between various
modes of the system level performance. Secondly, which is refereed
to as ”low-frequency regular assignments”, and are performed in
an adiabatic fashion, consequently their timing is controlled by the
dynamics of the system’s supply [171].
In comparison, bursty tasks/assignments are more sporadic and
pulsed on demand as specified either by the necessity to certain kinds
of computation functions pulsed by the commands from the core part
(i.e performing instructions) or to interact to environmental stimuli.
Bursty tasks can be categorized into two classes. Firstly, which is
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refereed to as ”intensive bursty”, and are driven by the level of the
power supply. Therefore, in this class timing elasticity is manifest due
to various voltage levels and acknowledgement-request interaction
with the core modules. Secondly, which is refereed to as ”loose bursty”,
and which is enabling the maximum elasticity, because the delivered
power level is not constant and is varied based on the waveform of the
adiabatic power source. It should be noted that the timing of each cycle
of computation functions is specified by the instantaneous level of the
power supply waveform. Therefore, these assignments are somewhat
elastic both in voltage supply levels and time [171].
In the present work, a novel power delivery network (PDN) using
zero-leakage MEMS relays has been implemented to serve such a
system, to capitalise on leakage energy reduction of burst activities,
thus improving the total energy-efficiency. The next sections will ex-
plain our proposed PDN architecture that support bursty computation
workloads.
5.4 voltage regulator network optimization
In a complex system on chip (SoC) design, there are many function
blocks (FBs) providing various functionalities. As an example of pro-
cessing elements are CPU, DSP, and GPU. Examples of other function
blocks (FBs) are RF front-end, random logic blocks, on-chip memory,
custom signal (audio or video) signal processing blocks, and various
controllers [11]. A voltage regulator module (VRM) design must meet
the needs of all FBs which are powered-on by it. In an system on chip
SoC with DVS option, the level of supply voltage of some FBs is dynam-
ically adjusted in order to lower the total energy dissipation while
meeting the performance demands [120]. An on-chip power controller
decides when to switch the SoC power performance state (PPS) , where
each PPS corresponds to a particular combination of voltage level (and
associated clock frequency) assignments to various FBs in the SoC.
In the traditional technique to support DVS for various FBs, which is
shown in Fig. 5.2, each function block has its own Voltage regulator
VRM with multiple output voltage levels [22, 120]. The power switch
controller selects the supply voltage level that VRMi provides to FBi.
This approach, despite its simplicity, has several drawbacks, includ-
ing firstly, the number of voltage regulators VRM used in the PDN is
equal to the number of function blocks FBs that can accept multiple
voltage levels becomes large, and thereby causes to increase the chip
cost and area. Secondly, designing a multiple output VRM is quite
challenging and its cost is higher than that of fixed output voltage
level VRM . Finally, the power conversion efficiency of variable Vout
voltage regulator VRM varies as a function of the selected Vout and
may degrade severely from one Vout level to another.
5.5 proposed architecture of the pdn 79
VRM1
DSP1
{200mA@1.3v,
100mA@1.0v,
50mA@0.8v}
DSP2
{200mA@1.3v,
100mA@1.0v,
50mA@0.8v}
Memory
{100mA@1.3v,
20mA@0.8v}
IO
{60mA@1.3v,
30mA@0.8v}
RF
{90mA@1.5v}
VRM3 VRM4 VRM5VRM2
P
Figure 5.2: Shows the VRM tree in providing an appropriate voltage level for
each function block (FB) [11].
Based on these observations, a new approach to address the problem
of traditional PDN has been proposed [11]. In this approach, the PDN
consists of two layers including power conversion network (PCN),
where VRMs are used to generate all voltage level that may be required
by various FBs in the SoC design. This is achieved by adopting fixed-
Vout VRMs; so, if u is the set of all voltage levels needed by any FBs,
then must there be at least |u| VRMs in the PCN. The second layer, a
power switch network (PSN) is adopted to connect the power supply
of each FB to the appropriate VRM output in the PCN [11].
5.5 proposed architecture of the pdn
A new PDN that address some of the typical PDN’s problems and
supports DVS has recently been proposed in [11]. It was shown that
the proposed architecture reduces the power losses of the PDN by
34 % while reducing its cost by an average of 8%. However, this
paradigm has shortcomings in terms of supporting applications with
low throughput and bursty operation. This is attributed to the leakage
current of the CMOS transistor in the PSN, and especially the wider
transistor used to meet the hight current requirements. Furthermore,
the number of leaky paths between the power transistor and FB is
increased. Therefore, MEM/NEM relays in the present study have been
utilised and compared with their CMOS counterpart in terms of delay
overhead and energy consumption for a different duty ratio, as shown
in Fig. 5.3.
5.6 power switch network architecture
The power switch network (PSN) performs the function of switching
the supply voltage level of the FBs when a new PPS is commanded
by the power manager. Fig. 5.3 depicts a PSN used to deliver various
voltage levels to different FBs. The switches in the PSN are controlled
by a power switch controller (PSC) which is zero-hot coded, i.e., at
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Figure 5.3: The modified architecture of the PDN to support low-throughput
and Bursty operated applications.
any given time only one of its outputs is zero, and hence, only one
MEMS/NEMS is on.
In this study, the Cadance simulations are used to optimise the
width W(f,v) and number U(f,v) of PMOS switches which are required
to deliver the voltage level v to a FB. While, a multiphysics data
in Table 3.2 have been utilized to determine the number of parallel
switches for the MEMS/NEMS power gate. As an example, Fig. 5.4
shows the optimized width and number of PMOS and MEMS to deliver
the required voltage and current level to DSP1 at state S3.
5.6.1 PSN energy consumption
When the state of the system changes from PPS Si to Sj, some energy
is consumed to turn on/off some of the power gate switches. It is
assumed that the power switch controller (PSC) changes the state of
the system based on the state graph in Fig. 5.5. If CM and CR is the
total capacitance which is charged or discharged during the transition
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Figure 5.4: An optimised PDN that meets the target impedance (a) PMOS
transistors; (b) MEMS.
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for MOSFET and MEMS respectively, then the switching energy for this
transition can be calculated as [156]:
ES(R) = UCRV
2
gb = U
A
g− z
V2gb , (5.1)
ES(M) = UWCMV
2
g . (5.2)
For a given amount of time that the CMOS logic is in active (regular
or burst) or sleep modes, the energy per power gate switching cycle is:
ER(V ,Rt) =
IonVVRM
Rt
+ ES(R) + (βCL +Cs)V
2
dd , (5.3)
EM(V ,Rt) =
IonVVRM
Rt
+WUToffPleak + ES(M) +βCLV
2
dd ,
(5.4)
where the value of the external voltage regulator VVRM is set by the
desire on-chip supply Vdd and the drop voltage IR through the power
gate switches:
VVRM = Vdd +
IonRon
U
. (5.5)
Rt is the target throughput, Cs is adopted in our study to deliver
current in a momentary period to an FB when a new PPS happens. This
is attributed to the mechanical delay time that MEMS needs to switch
to the new PPS.
5.6.2 Power Switch controller(PSC)
In our modelling framework, it is assumed that the transition of the
system into different PPS can be described as a time-homogenous
Markov chain. In each state, the supply voltage level of all FBs is
specified as shown in the test bench of Fig. 5.5. In this study, a power
switch controller based on Markov chain has been utilised to switch
the PPSs of different FBs for 100 cycles.
5.7 results
Using Eqs. 5.3 and 5.4 with parameters from a standard 90nm com-
plementary metal-oxide-semiconductor (CMOS) and Table 3.2, Fig. 5.6
shows the energy ratio versus Toff for fixed Ton (100 cycles). For
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Figure 5.5: Test bench of operating states and state transition based on [11].
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Figure 5.6: Energy ratio vs. Toff, for various Ton/cycle, for design power
gated by a 90 nm PMOS transistor and current MEMS.
short Toff, for instant in digital signal processing (DSP)2 (6 10µ), the
increased switching energy of the relay based power gate and/or state
changes outweigh its leakage power reduction benefit. However, even
with the current existing MEMS, if Ton=1000 ns/cycle and Toff > 10µ,
the relay’s negligible leakage constantly reduces the total energy as
the Toff is increased.
As shown in Fig. 5.7, scaling the MEMS in order to reduce their
parasitic capacitance and switching energy enables to begin accruing
relatively high energy saving at a substantial lower Toff of 10−8
(about 100 × improvement). As a consequence, results in Fig. 5.7
clearly shown that power gating based NEMS is always energy-efficient
regardless of target throughput.
5.8 conclusion 83
10−8 10−6 10−4 10−2
10−1
100
101
102
103
104
Toff(s)
E
m
/E
(r
el
ay
)
10−8 10−6 10−4 10−2
10−1
100
101
102
103
104
Toff(s)
E
m
/E
(r
el
ay
)
Ton=10ns/cycle
Ton=100ns/cycle
Ton=1000ns/cycle
Ton=10ns/cycle
Ton=10ns/cycle
Ton=1000ns/cycle
DSP1 DSP2
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gated by a 90 nm PMOS transistor and scaled MEMS (4.5µm2).
5.8 conclusion
This work proposed an efficient PDN for battery operated devices
which can drastically reduce leakage current in idle periods while
utilizing the DVS in the bursty/regular active mode. This paradigm
is essential for devices with mixed duty cycling, where some parts
are required to work regularly with low-throughput while other parts
are activated spontaneously, i.e. in bursts. Results have shown that
the proposed PDN can achieve 1000x saving in energy compared to its
CMOS counterpart for low duty cycle. However, even though adopting
MEMS relay in the PSN adds only one mechanical delay overhead to
the design, it produces the design no area overhead if the MEMS layer
fabricated on top of CMOS layer using back-end of line process.
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M E M S - B A S E D I D L E E N E R G Y M I N I M I Z AT I O N F O R
B U R S T Y W O R K L O A D S I N H E T E R O G E N E O U S
M A N Y- C O R E S Y S T E M S
Chapter 5 presented a MEMS-based power delivery control for bursty
computation workloads targeting zero-leakage energy paradigm. Fur-
thermore, a novel embedded system architecture that support bursty
nature of operation was proposed. It was shown that significant energy
reduction can be achieved under certain conditions, while incorpo-
rating in the design acceptable mechanical delay latency and no area
overhead penalty if the MEMS layer is fabricated by using back-end
on line process. This chapter examines the impact of the leakage en-
ergy savings of a heterogeneous many-core platform performing real
applications, suitably chosen from a pool of available benchmarks,
including memory-intensive, CPU-intensive, and other combinations.
A novel non-invasive MEMS-based power gating design is presented
using performance-energy states modelled through the feedback from
performance counters. The aim is to eliminate the idle energy con-
sumption of heterogeneous systems that exhibits either completely
idle state scenario or executing burst computation workload, which
necessitates to perform core allocation and dynamic voltage and fre-
quency scaling (DVFS). The effectiveness of the proposed approach is
compared with that of sleep transistors using different core allocations,
operating frequency, and duty cycles.
It should be noted that this chapter contains collaborative work
with Ali Aalsaud and others researchers in the micro system design
group related to power and performance measurements from the
Odroid platform. The outcome of this collaborated work is presented
in the paper listed in publications on Page x. As the first author I am
responsible for the majority of the research. Specifically, the topics
indicating in Section 6.2.2 and 6.2.3 are collaborative efforts and the
rest of the work described in this chapter pertains to my individual
research.
6.1 introduction and motivation
The impetus of high throughput at low energy cost is at the core of de-
sign and implementation of many core embedded systems. To manage
the trade-offs between throughput and energy an effective technique
is to allocate heterogeneous computing resources on these systems.
The Exynos 5422 big.LITTLE octa-core heterogeneous platform, which
84
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Figure 6.1: Experimental measurements of idle power consumption by adopt-
ing Odroid-XU3 big.LITTLE platform: (a) 1400MHz big.LITTLE;
(b) 2000MHz big, 1400MHz LITTLE.
includes 4 big (ARM A15), and 4 LITTLE (ARM A7) cores, is a typical
example[155].
Over the years significant research has been carried out to address
energy minimization in heterogeneous embedded systems [172]. This
research typically control the core allocation, coupled with DVFS de-
cisions to react to workload variations [3]. When higher workload
is encountered more numbers of cores are allocated with suitably
determined DVFS. Conversely, when the workload is lower, fewer cores
are executed with reduced voltage/frequency levels.
From a core-level viewpoint, such controls render bursty work-
loads under continuous runtime management. Bursty workloads are
typically characterized by frequent switching between high activity
followed by no activity. The period of inactivity leads to idle energy
consumption as the clock and supply voltage remain operational. Fig.
6.1 depicts the idle power consumption (i.e. energy per second) mea-
surements on the Odroid-XU3 big.LITTLE platform for different core
allocations and frequencies. The following two observations can be
made from the figure. Firstly, with increasing number of inactive cores
(big or little) the idle power consumption increases. As an example,
the idle power of 4 big inactive cores at 2000 MHz is 1 Watt, while it
is 0.8 Watt when only 1 big core is inactive. Secondly, the idle power
is also dependant on the operating frequency. For instance, in the
case where threads are allocated to LITTLE cores only, the idle power
dissipation of 4 big inactive cores rises from 0.39 Watt at 1400 MHz to
1 Watt at 2000 MHz.
Idle power contributes to unuseful energy consumption, essentially
reducing the battery operational life time. To reduce the idle power, a
key traditional approach is to use power gating. The basic principle
is to adopt a number of sleep transistors that disconnect the supply
voltage rail for shutting down the inactive cores. Table 6.1 summarizes
contributions of the existing power gating approaches. A hardware-
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based stateless load balancing for homogeneous multi-core scheme
is evaluated in terms of power and thermal behaviour in [112]. In
this approach, a power reduction is achieved by switching off the
idle cores. In [108], a sub-clock power gating technique is proposed
to reduce static power during the sub-clock cycle of ARM Cortex-
M0. This technique uses intrusive redesigning of the power gating
paradigm.
Among others, Charles et al. [26] implemented per core power
gating in mainstream homogeneous processor (Intel Core i7). They
showed that extra power headroom from power gating idle cores can
be diverted to the active cores to increase their voltage and frequency
without violating the power and thermal envelop. Similarly, diverting
the saved power of idle cores into active cores was investigated in [105]
by adopting a homogeneous many core AMD Opteron 6168 processor.
The experimental results of this paper are based on manually tuned
dynamic voltage scaling (DVS) coupled with power gating.
Minimizing idle power using the existing CMOS-based approaches
(Table 6.1) still remains largely challenging. This is because with
increasing capacitive loads, consisting of many cores, the gate dimen-
sions of sleep transistors are becoming wider. As a result, for an effec-
tive idle energy minimization MEMS-based non-invasive technique is
promising due to zero-leakage current. For example, a MEMS-based ap-
proach has been demonstrated in [47], highlighting simulation results
that show potential energy reduction benefits over CMOS counterpart
(for off-periods > 1 ms). Further, others illustrated methods of form-
ing electromechanical power switch on top of integrated circuits (ICs)
device for controlling idle energy consumption of CPU/GPU, I/O
interface, and memory controller [111].
Despite its promises, the full-scale implementation for power gating
remains unresolved due to engineering challenging. In this chapter, we
propose a novel MEMS-based non-invasive idle energy controller for
Table 6.1: Features and limitations of the existing approaches.
Approach Architecture Validation Working level Key method
[26] Homogeneous Hardware System
Power gating,
(Nehalem)
[105] Homogeneous Hardware System
Power gating,
AMD Opt. 6168,
DVS (manually)
[108] Homogeneous Hardware Micro-
architecture
Power gating,
ARM Cortex-M0
[112] Homogeneous Hardware System
Task mapping,
power gating
Proposed Heterogeneous
Hardware+
simulation
System
MEMS-based
power gating+
DVFS
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bursty workloads executed on Odroid-XU3 heterogeneous platform.
A MEMS-based power gating solution is being investigated for the
following two reasons: firstly, MEMS-based controller itself contributes
zero-leakage current unlike CMOS based power gating. Secondly, these
controllers can be integrated by using back-end metallization layers
with no penalty to the overall die area.
In our proposed approach, we make the following main contribu-
tions:
1. Propose a MEMS-based non-invasive power gating controller to
support bursty workloads in heterogeneous many-core systems.
2. Core to the controller is an integrated sleep mode management
based on the performance-energy states modelled using the
feedback from performance counters.
3. Validate using a number of real application benchmarks to
demonstrate the comparative advantages and trade-offs of our
controller under bursty workloads scenario.
To the best of our knowledge, this is the first approach that in-
vestigates: (a) power gating control using non-invasive MEMS-based
solution for heterogeneous many-core systems; (b) a systematic opti-
mization of MEMS-based relay through parametric sweep in COMSOL
tool. The rest of this chapter is organized as follows: the proposed
system approach is described in Section 6.2. Section 6.3 presents the
experimental results, while Section 6.4 concludes the chapter.
6.2 proposed approach
Using the optimized relay design (Chapter 3) a MEMS-based power
gating controller is proposed. Fig. 6.2 shows our proposed MEMS-based
power controller coupled with Exynos 5422, used as a case-study het-
erogeneous system. As can be seen, our proposed approach interacts
with performance-energy state management to suitably identify op-
portunities for switching the idle big cores off under bursty workload
scenarios. This is enacted through a charge pump connected to the
power switch network (PSN) based-on MEMS. In the following sections
we briefly describe our approach, highlighting the platform interac-
tions.
6.2.1 Hardware experimental platform
In the previous chapter, a computer architecture in a similar fashion
of biological system was proposed, such that a constantly active part
has to be relatively slow and all the fast processing has to be built in
specialised (periphery) units, whose operation is bursty. To that end,
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Figure 6.2: (a) Exynos 5422 block diagram; (b) proposed runtime power
gating based MEMS.
the Odroid-XU3 board (Exynos 5422 big.LITTLE) supports techniques
such as DVFS, core disabling, and affinity, typically used to optimize
system operation in terms of energy consumption and performance
has been chosen in the present study [155]. The Odroid-XU3 board is a
small energy efficient octa-core computing device. The board can run
Ubuntu 14.04 or Android 4.4 operating systems. The main component
of Odroid-XU3 is the 28 nm Application Processor Exynos 5422. The
architecture of the processor is shown in Fig. 6.2(a). This System-on-
Chip is based on the ARM big.LITTLE heterogeneous architecture and
consists of a high performance Cortex-A15 quad core processor block,
a low power Cortex-A7 quad core block, a Mali-T628 GPU and 2GB
DRAM LPDDR3. The board contains four real time current sensors
that give the possibility of the measurement of power consumption
on the four separate power domains: big (A15) CPUs, little (A7) CPUs,
GPU and DRAM. In addition, there are also four temperature sensors
for each of the A15 CPUs and one for the GPU. On the Odroid-
XU3, for each power domain, the supply voltage (Vdd) and clock
frequency can be tuned through a number of pre-set pairs of values.
The performance-oriented Cortex-A15 block has a range of frequencies
between 200 MHz and 2000 MHz with a 100 MHz step, whilst the low-
power Cortex-A7 quad core block can scale its frequencies between
200 MHz and 1400 MHz with a 100 MHz step. On the other hand,
The GPU can be clocked at seven various voltage-frequency set-ups
ranged from 177 MHz to 600 MHz as shown in Table 6.2.
Two types of experiments were explored by using this real state-of-
the-art mobile application platform, as shown in Fig.6.3, to demon-
strate the functionality of dynamic frequency scaling. Fig. 6.4(a) shows
the voltage-frequency characteristics by performing only the Ubuntu
14.04 OS on the Cortex-A7 and Cortex-A15. It is observed that in a
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Figure 6.3: Experimental setup using Odroid-XU3 mobile platform with Sam-
sung Exynos 5422 SoC.
certain frequency ranges the voltage remains constant, however, the
voltage will increase linearly above these ranges. For an example,
Cortex-A15 has a voltage of 0.912v at frequencies ranged from 200
MHz to 700 MHz, meanwhile Cortex-A7 operates at a voltage of 0.913v
at frequencies ranged from 200 MHz to 500 MHz, as can be seen in
Fig. 6.4(a). This experiment clearly illustrates the voltage-frequency
dependencies in Odroid-XU3 platform. Linux governor renders the
utility cpufrec-set, which is adopted to alter the frequency of all cores in
the cluster of either A15 or A7. As an example, cpufrec-set -u 1400MHz
-c 6 sets maximum frequency 1400MHz for CPU core 6.
It should be noted that it is only possible to change the frequency
of all cores in a cluster at the same time, all four cores of Cortex-
A15 will execute the workload at frequency equal to 1400MHz. For
instance, Fig. 6.4(b) depicts the voltage-frequency characteristics of the
Odroid-XU3 platform by performing 50×107 square-root operations.
Thread affinity was implemented to run the program on the pre-set
CPU core. To assign the task to a particular CPU core the taskset Linux
instruction was adopted. As an example, taskse SqrtStress -c 2 executes
the SqrtStress program on CPU core 3 (the last core of Cortex-A7
processor).
To enable the monitoring of energy-performance states, we designed
a custom system software routine following ARM’s technical specifi-
cation manual that can report different performance counter values at
pre-defined regular intervals. The routine can be used as a wrapper
Table 6.2: The available voltage/frequency scaling set-ups for GPU
Voltage (v) 0.76 0.97 0.85 0.87 0.91 0.96 0.97
Frequency (MHz) 177 266 350 420 480 543 600
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Figure 6.4: Voltage-frequency characteristics of Cortex-A7 and Cortex-A15 at:
(a) without workload; (b) with exercising workload.
around the application binaries. This routine together with its libraries
is currently being considered for a public release [3].
6.2.2 Energy-performance state models
Experiments were carried out on the Odroid-XU3 platform to investi-
gate the energy consumption under different voltages and operation
frequencies. The frequency of each cluster can be changed indepen-
dently using utility programs and the system accordingly scales the
operating voltage of the cluster to fit the chosen frequency. The eight
cores in the Odroid-XU3 are numbered as follows: core 0, core 1, core
2 and core 3 are A7 cores, core 4, core 5, core 6 and core 7 are A15
cores.
Fig. 6.5 depicts the power consumption of the ferret application used
in the study as an example for different thread to core allocations
and operating frequencies. The power measurements were obtained
through our performance counter routine (Section 6.2.1). As expected
the power consumption increases as the operating frequency is in-
creased, and as more cores are allocated for the given application.
Fig. 6.6 shows the power consumption and execution time when the
system is operating at the maximum frequency. The apparent power
saturation is caused by the system engaging in automatic thermal
throttling.
In this study, the power distribution between the cores for various
PARSEC application scenarios is measured, as shown in Fig. 6.7. The
key characteristics of such applications, according to [18], which are
used in this work, can be seen in Table 6.3. Three applications (fluidan-
imate, ferret, and bodytrack) are chosen to represent memory-intensive,
CPU-intensive, and CPU- with memory-intensive respectively. Such a
classification decreases the effort of model description for combina-
tions of concurrently exercising applications. The following two ob-
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servations can be made from the Fig. 6.7. Firstly, it is clearly indicated
that the total power consumption for A7 and A15 for CPU-intensive
application (ferret) is higher than memory intensive application (flu-
idanimate). Secondly, exercising concurrent applications such as ferret
with fluidanimate consumes approximately similar power as running
of ferret application alone.
The relationship between energy consumption Figs. 6.5 and 6.6,
types of cores (big, little), frequency, and number of cores of the
Odroid-XU3 platform can be rendered as [3]
E(V , f) =
NA7IA7VA7
fA7
+
NA15IA15VA15
fA15
+ ε1(x) , (6.1)
where NA7 and NA15 are the numbers of little and big cores, VA7
and VA15 are the voltages of A7 and A15 cores, IA7 and IA15 are
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Figure 6.7: Total power for single and current applications in various set-ups
exercising at 1400MHz .
the currents of A7 and A15 cores, respectively, ε1(x) represents the
background energy due to leakage, interconnects and memory access.
Eq. 6.1 can be used to model energy consumption for all applications,
with high accuracy up to 5% error rate. The detailed modelling results
can be found in [3].
To enact power gating in Odroid-XU3, the PSN also adds energy
consumption due to charging and discharging transition. If CR and
CM are the total capacitances, which are charged or discharged during
the transition of MEMS and CMOS respectively, then the switching
energy of this transition can be evaluated as:
ES(R) = URCRV
2
pi ' UR
A
g− z
V2pi ' UR
β× Lg3
W(g− z)
, (6.2)
ES(M) = UMWMCMV
2
g , (6.3)
where UR and UM are the numbers of parallel MEMS and CMOS power
switch, respectively. WM represents the width of sleep transistor. For
a given amount of time that cores A15 and or A7 are in active or sleep
mode, the energy per power gate switching cycle is:
ER(V , f) =
NA7IA7VA7
fA7
+
NA15IA15VA15
fA15
+ ES(R) , (6.4)
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EM(V , f) =
NA7IA7VA7
fA7
+
NA15IA15VA15
fA15
+ ES(M) + ε3 , (6.5)
where ε3 represents energy consumption due to leakage current of
sleep transistors. Eqs. (6.4) and (6.5) will be used to evaluate energy
overhead caused by power gating.
6.2.3 Measurements of Power Normalized performance (IPS/Watt)
Using the measurements of power from the sensors and performance
(IPS) from the performance counters, the normalized power-performance
IPS/Watt merit was evaluated. These experiments demonstrate that
the optimal system set-up is represented by the highest IPS/Watt
value. The experimental data sets of the power normalized perfor-
mance IPS/Watt for various applications case studies and architectural
setups are shown in Fig. 6.8. It can be observed from the results that
single applications including bodytrack, which is CPU and memory
intensive, is displayed the highest power normalized performance
IPS/Watt. As the number of cores allocation is increased, the power
normalized performance IPS/Watt of the bodytrack indicates a signifi-
cant increasing trends. As an example, when 4 Little cores and 4 big
cores are allocated, a maximum IPS/Watt of 3.8 ×109 is exhibited
at operating frequency of 800MHz. As the operating frequency is
increased the power dissipation will correspondingly increase, thereby
lowering its IPS/Watt. It should be noted that similar illustrations can
be made for ferret and fluidanimate single application scenarios. The
concurrent application scenarios including ferret+bodytrack and ferret+
fluidanimate are left for the future work as indicated in Chapter 7.
6.2.4 Power-gating management
Based on the opportunities exposed by runtime control, regardless
of which runtime approaches are used [3, 148, 172] our proposed
techniques are able to find bursty opportunities and save leakage
energy. Power gating of cores is enacted by the interface shown in Fig.
6.9. As can be seen, on every interval a number of flag registers are
overwritten by the system software depending on the number of idle
big cores. As an example, when two big cores (core 6 and core 7) are
free the corresponding flag bits are set to 1 indicating the opportunity
of power gating. These bits are then used to enable the charge pumps,
which are used for shutting those cores.
In our work we mainly consider big cores as candidates for shutting
down as: (1) they are typically used to offload computing units by
the LITTLE cores running system software, and (2) the typical power
saving achieved by shutting down the big cores is significantly higher
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Figure 6.9: Hardware flowchart of the power gating management interface.
than that of LITTLE cores (Fig. 6.1). However, using our runtime
interface circuitry the LITTLE cores (except core 0, which execute
operating system routine) can also be shut-down.
6.3 results
A number of experiments are carried out in emulated environment
in COMSOL tool, which are further cross-validated on the Exynos
5422 platform. The evaluation setup is first explained highlighting
this environment, followed by extensive application case studies and
trade-offs analysis.
6.3.1 Evaluation setup
6.3.1.1 Energy measurement of power gating circuitry
Fig. 6.10 shows the emulation environments used to evaluate both
CMOS- and MEMS-based power gating circuitries. As can be seen,
both setup consist of PSN coupled with the heterogeneous cores (only
core A15 is shown for demonstration purpose). The CMOS-based
emulation environment has been developed using Cadence Spice tool,
while that of MEMS-based environment has been developed using
COMSOL multiphysics tool. A key aspect for effective emulation
is to determine the target impedance (Ztarget) of the active cores.
Establishing target impedance of the active core, that should be met
over a broad of frequency band, can be computed by assuming a 5%
allowable ripple in the core virtual voltage (VVdd), and a 50% drawn
current in the rise and fall time of the processor clock [11].
Ztarget =
0.1× VVdd
Ipeak
(6.6)
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Figure 6.10: Power gating circuitry that meets target impedance: (a) PMOS
transistors; (b) MEM relays.
In our experiment, the maximum current drawn by the A15 per
core in the case of (for CPU-intensive application) is measured to be
Ipeak=1A at f=2GHz. For other operating frequencies and workload
types the rated current (I < Ipeak) can also be accurately estimated.
Furthermore, for fair comparison between MEMS and CMOS based
power gating circuitry, it is assumed that the allowable voltage drop
(δ), as show in Fig. 6.10, is around 0.1volt. Therefore the number (UM),
width (WM), and switching energy Es(M) of power transistors in
the PSN are tuned so that it can deliver the maximum current with
the allowable voltage drop (δ). Alternatively, PSN of MEM relays are
evaluated as indicated in Table 3.2.
6.3.1.2 Idle power measurement of Exynos 5422
Using the setup (Section 6.2.1) a case study application (ferret, part
of PARSEC benchmarks [18] as described in detail in Table 6.3) is
executed in single cortex A15 (core7). The aim is to demonstrate in
details the application state dependences over different times and
frequencies. The application execution consists of two key states. State
1 characterizes core idle state at low frequency, while state 2 shows
active state when the application is instantiated and exercised, as can
be seen in Fig. 6.11.
6.3.2 Application case studies
Fig. 6.12 shows the state transition diagram of two different appli-
cations resulting from experimental user-space case studies of core
allocation and DVFS. For demonstration purposes two different appli-
cations have been chosen: Fig. 6.12(a) for CPU-intensive application,
and Fig. 6.12(b) for memory intensive application. The state transition
in ferret starts from states 1 (idle) to s23 (active 2B-1L at 200MHz).
These states are then followed by s21 (active 3B-1L at 400MHz) and s22
(active 4B-1L at 400MHz). The application returns back upon comple-
tion. The corresponding execution time of each state is normalised and
annotated in percentage on the transition edge. Since the application
remains in s23 most of the time, it gives the opportunity of shutting
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Figure 6.11: Idle power dissipation of Exynos 5422 big.LITTLE octa-core
heterogeneous platform exercising ferret application in only one
big core.
down the idle big cores, thereby saving higher energy, as can be seen
in Fig. 6.12(a).
In the case of the memory-intensive application, it is expected that
runtime controller will tend to allocate LITTLE cores at higher fre-
quency. This gives opportunity for our MEMS-based to disable the big
cores and achieving significant energy reduction. For example, since
the application execute in s21 state most of the time it benefits from
disabling three big cores and to achieve 32% energy reduction.
Fig. 6.13 shows the comparative energy consumptions of 3 different
applications: ferret, fluidanimate, and bodytrack. These applications are
executed with three different controllers. The first controller is an
existing on-demand governor typically available in modern Linux
operating system. The second controller is the user-space core allocator
and DVFS without using any power gating approach. The third is our
proposed controller featuring the MEMS-based power gating circuitry.
From the Figure, two key observations can be made. Firstly, the on-
demand governor, which is agnostic of core allocation management,
only controls operating frequencies based on CPU usage. As such
there is no power gating opportunity of the cores, resulting in high
dynamic and leakage energy consumption. The user-space controller
examines the IPS/Watt for various core allocation set and DVFS.
However, due to no power gating, an effective energy minimization
is limited. Our proposed approach integrates MEMS-based energy
reduction and achieved upto 22% less energy consumption on top
of 18% savings achieve by the user-space experiment when memory
intensive application is exercised. The second observation is related to
power gating opportunities exposed by different applications. As can
be seen the best energy savings (40%) is achieved by memory-intensive
applications. This is because these application favour allocation of
LITTLE cores, and hence generate along idle periods for big cores.
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Figure 6.13: Comparative energy dissipations of ferret, fluidanimate, and body-
track applications.
Fig. 6.14 shows a case study scenario when the applications (execut-
ing/observing) time is 10%. From the Figure, two points can be ob-
served. Firstly, as expected the best energy savings (55.5%) is achieved
by memory-intensive applications. Secondly, CPU- and mix-intensive
applications start gaining significant energy savings compared to that
of the previous scenario as the (executing/observing) time is reduced
further.
Using Eqs. (6.4) and (6.5), the normalized energy overhead caused by
PMOS power gating circuitry over that of MEMS has been evaluated
as shown in Fig. 6.15. Two observations can be made. Firstly, increase
the number of power gated cores causes a reduction in energy savings
of MEMS due to the high switching energy of the adopted MEMS
compared with that of CMOS. Secondly, increasing the core execution
frequency leads to improve energy savings of MEMS power gating
circuitry.
6.3.3 Trade-off analysis
ARM platforms are capable of managing power dissipation dynami-
cally, where some cores can be deployed in various low-power modes
of operation (ranging from power gating to simple wfi mode) using
the OS power management (PM) policies. The CPU modes demon-
strating the range of dynamic idle modes that a system can target at
runtime. This can be determined via device tree bindings rendering
the parameters which is demanded to enter/exit particular idle modes
on a given platform [2]. In this work, the system can be placed in
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Table 6.4: Latency overhead
A15 (core/cluster)
wake-up latency
A7 (core/cluster)
wake-up latency
Charge pump
latency/energy
(600/2230)us (250/1650)us 0.5us/0.5pJ
off-state when exhibiting long idle period and/or bursty workloads.
The wake up latency of sleep mode is experimentally measured to
be 250µs for enabling a single Cortex-A7 core and 1659µs for waking
up the entire cluster of A7. As expected, the wake up latency of the
disabled core of Cortex-Aa5 is approximately 600µs, while enabling
the entire cluster of A15 requires 2230µs for the cores to be stabilised,
as shown in Table 6.4. Furthermore, the latency of using the charge
pump (described in Section 4.4) is illustrated in Table 6.4.
The energy savings in our MEMS-based approach is achieved at
the cost of latency overheads. However, the actual impact of these
overheads will depend on the nature of the burst workloads. As an
example, implementing our approach in a system that spend most of
the time in the idle mode or a system exhibit regular burst workloads
can achieve significant energy saving with a considerable latency
overhead.
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Figure 6.15: Energy gain vs (1-D) for various core allocations for a design
power gated with MOSFETs and MEM relays while exercising
ferret application at: (a) 2000MHz; (b) 200MHz.
6.4 conclusions
A MEMS-based power gating scheme targeting heterogeneous many-
core platforms running bursty applications is proposed. Theoretical
analysis leads to concrete models which drove the MEMS design, with
energy optimal results through the use of FEA techniques.
In our work, a novel controller based on workloads classification
has been proposed. Experiments show that MEMS-based power gat-
ing approach can lead to significant improvements in the energy per
computation metric, over that of no power gating using user-space
controller and the Linux Ondemand governor. A number of PARSEC
benchmark applications are used as case studies of bursty workloads,
including CPU- and memory- intensive ones. Our findings demon-
strate that MEMS-based power gating can achieve up to 55.5% greater
energy savings compared to On-demand governor.
7
C O N C L U S I O N S A N D F U T U R E W O R K
7.1 summary and conclusion
The shrinking of technology size is providing an opportunity for
integrating higher numbers of cores on a single die, and hence sili-
con density is constantly increasing. This leads to ever-escalating of
energy dissipation in VLSI designs, resulting in a substantial propor-
tion of future chips is mandatory to be powered-off to comply with
power budgets. In the present work, Micro/Nano-Electro-Mechanical
MEM/NEM relays have been used as effective power gating switches
to completely eliminate leakage energy in idle digital components. In
order to adopt these emerging devices in power gating circuitry, the
mechanical, electrical and logical characteristics of MEM/NEM relays
have been investigated. One particular issue that this thesis addresses
is the need for a scalable and accurate physical model of the MEM/NEM
switches that can be plugged into the standard EDA software. As a
result, an accurate Verilog-AMS model based on the published param-
eters of the suspended gate MEMS was developed. This model covers
the self-actuation characteristics of the MEM/NEM switches but does
not take into account the mechanical-thermal, contact-resistance vari-
ations, surface stress, and contact stiction impacts. The convergence
problem caused by non-linear behaviour of MEMS, large disparity in
variables scale of the electrical and mechanical domain, and contact
discontinuity was mitigated by linearising the system behaviour.
To model and optimise different types of MEMS at various geomet-
rical shape, dimensions, and material, 3D FEA simulation using the
COMSOL multiphysics tool has been performed. This has led to build-
ing a switch model simulator based on the parameters obtained from
the multiphysics analysis. Results revealed that MEMS at 45µm2 size
can be actuated at drastically lower Vpi, Tmech, and switching en-
ergy compared to those of the existing technology making it of great
interest for many future studies. Therefore, this section summarises
the design exploration of the MEMS/NEMS parameters and presents its
major conclusions.
Reducing idle energy consumption is becoming a critical concern
with the rapid shrinking of technology size coupled with the increased
demand for energy-constrained devices used for various implemen-
tations. In this thesis, power gating using MEM/NEM switches and/or
sleep transistors for bursty and low duty-cycle implementations has
been explored. The asynchronous power gating of 8- /32-tap FIR fil-
ter micropipeline has been investigated, and it is concluded that the
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design architecture and data rate are the major factors in achieving
greater energy savings when MEM/NEM switches are used. The pro-
posed paradigm shows about 69% savings in energy consumption at a
data rate of 1KHz compared to 39.5% in previous work. Furthermore, a
zero delay ripple turn-on (ZDRTO) power gating control technique has
been proposed to hide the mechanical delay time of the micropipeline
stages power-gated by NEM switches. This approach postulates that the
computational latency of the upstream stages, which are power gated
by sleep transistors and exercised at low frequency, can be utilized to
conceal the Tmech. of the downstream stages, which are power-gated
by NEMS and exercised at high frequency.
In this work, the system architecture of an energy-efficient battery
operated gadget that operate in similar fashion of the biological sys-
tems has been proposed. It is postulated that such a system has two
mode of operation: regular and bursty. It is revealed that the power
gating of a system exhibiting bursty behaviour (in accordance with
the need to respond to the demands of the environment) leads to non-
trivial idle energy consumption, thereby providing an opportunity
to shut it off. To that end, a MEMS-based power delivery network
(PDN) that support non-invasive on/off activities coupled with bursty
computation workloads has been proposed. Results have shown that
the proposed PDN can achieve 1000× energy savings compared to that
of power gating circuitry using sleep transistors.
This thesis also presents a novel runtime controller based on work-
load classification which are performed on the Exynos 5422 big.LITTLE
octa-core heterogeneous platform. Experiments show that the MEMS-
based runtime power gating approach leads to significant improve-
ments in the energy per computation metric, compared to a case
with no power gating using either runtime controller or the Linux
Ondemand governor. Core to the proposed approach is integrated
sleep mode management based on the performance-energy states and
bursty workloads indicated by the performance counters. A number
of real applications, PARSEC benchmark, are used as case studies of
bursty workloads, including CPU-intensive, memory-intensive, and
mixed applications. The Results revealed that up to 55.5% energy
savings can be gained compared with the on-demand governor.
7.2 future work
Many research trends can be followed based on the architectures,
techniques, and algorithms proposed in this work. Some recommen-
dations for expanding the present work in this thesis are provided in
this section.
The proposed switch model simulator can be expanded by taking
into account the impact of mechanical contact on the on-state resistance
(Ron) for a particular number of on/off switch cycles with/without
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passing current through the drain-source terminal. A library could be
built in the switch mode simulator that covers various kinds of MEM
relays with their corresponding parameters variation at each scaling
factor using 3D FEA. Furthermore, the creation of CMOS compatible
devices could be investigated by exploring the trades-off involved in
reliability (contact-stictions), on-state resistance, and current handling
capability. Moreover, explore how the on-state resistance of MEM relays
can be scaled with scaling the feature size.
The voltage supply design of MEMS/NEMS-gated CMOS circuits is
also worth exploring, since it will potentially experience higher peak
power and current spikes compared with circuits using sleep tran-
sistors. Furthermore, develop a tool that automatically cluster the
asynchronous micropipeline stages so as to choose the best power
gating approach for each cluster by specifying the idle power require-
ments and the maximum allowable wake-up time.
Idle power minimization of heterogeneous many-core platform us-
ing zero-leakage MEM relays can be further investigated by power
gating of workloads which exhibit concurrent applications. Further-
more, a comprehensive analysis of idleness behaviour of modern GPU
workloads of heterogeneous many-core platform, which can provide
an opportunity of implementing power gating approach, is left for
the future research. Moreover, worthy topics of future investigation
include the prediction of the burst computation workloads occurrence
as well as the duration of the idle events by using runtime machine
learning algorithm including linear regression method. This necessi-
tates the categorization of bursty computation workloads into periodic
and aperiodic.
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V E R I L O G - A M S C O D E F O R M E M S / N E M S
*********************************************************************************
This is a scalable model of a Nano/Micro-Electro-Mechanical Relay. It
can be used for digital logic implementations.
*********************************************************************************
’include "constants.vams"
’include "disciplines.vams"
module scalable_physical_model_relay(g, s, b, d, z);
inout g;
electrical g;
inout s;
electrical s;
inout b;
electrical b;
inout d;
electrical d;
inout z;
kinematic z;
*********************************************************************************
Technology parameters of the program
*********************************************************************************
% LA: length of the spring
% WA: width of the spring
% Aov: overlap area between the gate-body electrode
% Ach: overlap area between the gate-channel
% Rair: resistance of the air gap
% L: length of the gate
% W: width of the gate
% t: thickness of the gate oxide
parameter real LA= 10,....,50e-6;
parameter real WA= 5e-6 ;
parameter real Aov=7.5e-10
parameter real Ach=58e-12;
parameter real L= 27e-6;
parameter real W= 30e-6;
parameter real t= 1e-6;
parameter real g0=180e-9 from (0:inf); % nominal gap height [m]
parameter real gd=90e-9 from (0:inf); % nominal gap height minus
dimple thickness [m]
*********************************************************************************
Definition of the internal program variables
*********************************************************************************
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// f: contact points between source/drain and channel
//c: channel voltage
// cs: channel at the source side
//cd: channel at the drain side
//mgr: mechanical ground, the position of the body (substrate)
//nv: normalized velocity of the shuttle
// nz: normalized position of the shuttle
electrical cd, c, f, cs;
kinematic mgr, nz, nv;
*********************************************************************************
Electrical parameters of MEMS
*********************************************************************************
% Rcon: resistance of the channel touching contact
% Rpox: contact resistance to the drain/source electrode
% Rc: resistance through the channel
% Rair: resistance of the air chamber
% Cdb: capacitance from the drain to the body
% Csb: capacitance from the source to the body
% Qf: quality factor
parameter real Rcon= 1.0 from [0:inf);
parameter real Rpox= 500.0 from [0:inf);
parameter real Rc= 6000 from [0:inf);
parameter real Rair= 1e15 from [0:inf);
parameter real Cdb= 5.0e-17 from (0:inf);
parameter real Csb= 5.0e-17 from (0:inf);
parameter real Qf= 1;
*********************************************************************************
Internal Variable declarations
*********************************************************************************
real P_g, P_EPS0, m_e, P_c, q, B_c;
real C_i, Cgc, k, m, Qcd, Qgf, Qcs, Cdsg0, Qgs, Qgd;
real b, Qgc, wo, Qgb, Vpi ;
analog begin
*********************************************************************************
Constants parameters
*********************************************************************************
% P_EPS0: permittivity of free space 8.85e-12 F/m
% m_e: mass of electron
% P_c: Planck’s constant over 2pi
% q: charge on an electron
% B_c: Boltzmann’s constant
% P_g: relative permittivity of gate oxide
% A: Hamaker constant (Joul)
P_EPS0= 8.85e-12;
m_e= 9.1e-31;
P_c= 1.055e-34;
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q= 1.6e-19;
B_c= 1.38e-23;
P_g= 3.9;
A=1.0e-19;
B_c=3.87e-4;
*********************************************************************************
Derived values
*********************************************************************************
% C_i: initial capacitance of the gap
% k: structure’s spring constant
% Cgc: gate to channel capacitance
% m: mass of the channel
% Vpi: pull-in voltage
% Q: overall quality of the beam
% b: viscous damping coefficient
C_i=P_EPS0×(Aov)/(gap);
k= B_c×LA ×pow(g,3)/(2×z×pow((g-z), 2);
Cgc=P_EPS0×P_g×Ach/(t);
m=Agate ×t×p;
b=pow(k×m/Qf, 0.5);
wo=pow(k/m, 0.5);
Vpi=pow(B_c×L×pow(gap,3)/(P_EPS0×W×A), 0.5);
Cdsc0=P_EPS0×Acds/gap;
Cdsg0=P_EPS0×Adsg/gap;
Fe=P_EPS0× Aov × pow(V(g,b),2)/2×1/pow(g0- Pos(nz,mgr), 2);
Fs=k×Pos(nz,mgr);
Fvdw=Aov × A/(6× pi×pow(g0-Pos(nz,mgr),3))
*********************************************************************************
Electrical circuit equations
*********************************************************************************
% I(s,f): contact_channel_pox resistances from source side
I(s,f) <+ V(s,f)/(Rcon+Rpox+Rc/2);
% I(g,b): gate-body variable capacitor
Qgb=V(g,b)×C_i×(1/(1-Pos(nz,mgr)));
I(g,b)<+ddt(Qgb);
% I(g,f): gate to drain/source capacitor
Qgf=V(g,f)×2×Cdsg0×(1/(1-Pos(nz,mgr)));
I(g,f)<+ddt(Qgf);
If (Pos(nz,mgr)<gd)
I(d,s)<+ V(d,s)/Rair;
else
% I(d,f): contact_channel_pox resistances from drain side
I(d,f)<+V(d,f)/(Rcon+Rpox+Rc/2);
*********************************************************************************
Mechanical state equations
*********************************************************************************
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Pos(mgr)<+0.0;
Pos(nv,mgr):ddt(Pos(nz,mgr))==Pos(nv,mgr);
Pos(nz,mgr):ddt(Pos(nv,mgr))==1/m*(-b*Pos(nv,mgr)-Fs+Fe+Fvdw);
end
endmodule
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